## SIEMENS

|  | Preface, Contents <br> Part 1: Working with the <br> Ladder Editor <br> SIMATIC <br> Ladder Logic (LAD) <br> for S7-300 and S7-400 Language Description <br> Programming <br> Appendix <br> Manual |
| :--- | :--- |

## Safety Guidelines



## Qualified Personnel

## Correct Usage



## Trademarks

SIMATIC® and SINEC $\circledR^{\circledR}$ are registered trademarks of SIEMENS AG.
Third parties using for their own purposes any other names in this document which refer to trademarks might infringe upon the rights of the trademark owners.

## Copyright © Siemens AG 1996 All rights reserved

The reproduction, transmission or use of this document or its contents is not permitted without express written authority. Offenders will be liable for damages. All rights, including rights created by patent grantor registration of a utility model or design, are reserved.

Siemens AG
Automation Group
Industrial Automation Systems
Postfach 4848, D-90327 Nürnberg

## Disclaimer of Liability

We have checked the contents of this manual for agreement with the hardware and software described. Since deviations cannot be precluded entirely, we cannot guarantee full agreement. However, the data in this manual are reviewed regularly and any necessary corrections included in subsequent editions. Suggestions for improvement are welcomed.

Siemens Aktiengesellschaft

Siemens AG 1996
Technical data subject to change.

## Preface

| Purpose | This manual is your guide to creating user programs in the Ladder Logic <br> (LAD) programming language. The manual explains the basic procedures for <br> creating programs. The online help contains more detailed information about <br> operating procedures. |
| :--- | :--- |
| This manual also includes a reference section that describes the syntax and |  |
| functions of the language elements of Ladder Diagram. |  |

Overview of the
STEP 7
Documentation

There is a wide range of both general and task-oriented user documentation available to support you when configuring and programming an S7 programmable controller. The following descriptions and the figure below will help you to find the user documentation you require.


Table 1-1 Summary of the Documentation

| Title | Subject |
| :--- | :--- |
| $\begin{array}{l}\text { S7-300 Programmable } \\ \text { Controller } \\ \text { Quick Start, Primer }\end{array}$ | $\begin{array}{l}\text { The primer provides you with a very simple introduction to the methods of configuring } \\ \text { and programming an S7-300/400. It is particularly suitable for first-time users of an S7 } \\ \text { programmable logic controller. }\end{array}$ |
| $\begin{array}{l}\text { S7-300/400 Program } \\ \text { Design } \\ \text { Programming Manual }\end{array}$ | $\begin{array}{l}\text { The "S7-300/400 Program Design" programming manual provides you with the basic } \\ \text { information you require about the structure of the operating system and a user program } \\ \text { for an S7 CPU. First-time users of an S7-300/400 should use this manual to get a basic } \\ \text { overview of programming methods on which to base the design of a user program. }\end{array}$ |
| $\begin{array}{l}\text { S7-300/400 System and } \\ \text { Standard Functions } \\ \text { Reference Manual }\end{array}$ | $\begin{array}{l}\text { The S7 CPUs have system functions and organization blocks integrated in the operating } \\ \text { system that can be used when programming. The manual provides you with an } \\ \text { overview of the system functions, organization blocks and loadable standard functions } \\ \text { available with an S7 programmable controller and contains detailed interface } \\ \text { descriptions explaining how to use the functions and blocks in your user program. }\end{array}$ |
| $\begin{array}{l}\text { STEP 7 } \\ \text { User Manual }\end{array}$ | $\begin{array}{l}\text { The "STEP 7" User Manual explains the basic use and functions of the STEP 7 } \\ \text { automation software. Whether you are a first-time user of STEP 7 or an experienced } \\ \text { STEP 5 user, the manual will provide you with an overview of the procedures for } \\ \text { configuring, programming and getting started with an S7-300/400 programmable } \\ \text { controller. When working with the software, you can call up the online help which } \\ \text { supports you with information about specific details of the program. }\end{array}$ |
| $\begin{array}{l}\text { Converting S5 Programs } \\ \text { User Manual }\end{array}$ | $\begin{array}{l}\text { You require the "Converting S5 Programs" User Manual if you want to convert } \\ \text { existing S5 programs and to run them on S7 CPUs. The manual explains how to use the } \\ \text { converter. The online help system provides more detailed information about using the } \\ \text { specific converter functions. The online help system also includes an interface } \\ \text { description of the available converted S7 functions. }\end{array}$ |
| $\begin{array}{ll}\text { STL, LAD, FBD, SCL }\end{array}$ |  |
| Manuals |  |\(\left.\quad \begin{array}{l}The manuals for the language packages STL, LAD, FBD, and SCL contain both <br>

instructions for the user and a description of the language. To program an S7-300/400, <br>
you only require one of the languages, but you can, if required, mix the languages <br>
within a project. When using one of the languages for the first time, it is advisable to <br>
familiarize yourself with the methods of creating a program as explained in the manual. <br>
When working with the software, you can use the online help system which provides <br>
you with detailed information about using the editors and compilers.\end{array}\right\}\)

[^0]How to Use This Manual

To use the LAD effectively, you should already be familiar with the theory behind S7 programs. This is explained in the Programming Manual/234/. The language packages also use the standard software for S7, so you you should also be familiar with the standard software as described in the User Manual /231/.
The manual is divided into the following parts:

- Part 1 introduces you to the use of the Editor.
- Part 2 explains all LAD operations and is intendede for reference purposes.
- The glossary includes definitions of the basic terms.
- The index helps you find the relevant page on a subject of your choice.


## Conventions

## Additional Assistance

References to other manuals and documentation are indicated by numbers in slashes /.../. These numbers refer to the titles of manuals listed in Appendix KEIN MERKER.

If you have any questions regarding the software described in this manual and cannot find an answer here or in the online help, please contact the Siemens representative in your area. You will find a list of addresses in the Appendix of $/ \mathbf{7 0} /$ or $/ \mathbf{1 0 0} /$, or in catalogs, and in Compuserve (go aut forum). You can also contact our Hotline under the following phone or fax number:

Tel. (+49) (911) 895-7000 (Fax 7001)
If you have any questions or comments on this manual, please fill out the remarks form at the end of the manual and return it to the address shown on the form. We would be grateful if you could also take the time to answer the questions giving your personal opinion of the manual.

Siemens also offers a number of training courses to introduce you to the SIMATIC S7 automation system. Please contact your regional training center or the central training center in Nuremberg, Germany for details:
D-90327 Nuremberg, Tel. (+49) (911) 895-3154.

Notes on Using the Manual

The user's guide sections in this manual do not describe procedures in step-by-step detail, but simply outline basic procedures. You will find more detailed information on the individual dialogs in the software and how to use them in the online help.

## Contents

Preface ..... iii
Part 1: Working with the Ladder Editor
1 Product Overview ..... 1-1
2 Introduction ..... 2-1
2.1 Structure of User Programs ..... 2-2
2.2 Creating User Programs - Overview ..... 2-4
2.3 Rules to Observe ..... 2-7
3 Creating Logic Blocks ..... 3-1
3.1 Creating Logic Blocks - Overview ..... 3-2
3.2 Logic Blocks in the Editor ..... 3-3
3.3 Structure of the Variable Declaration Table ..... 3-6
3.4 Editing Variable Declaration Tables - Overview ..... 3-8
3.5 Declaring Multiple Instances ..... 3-10
3.6 Assigning System Attributes for Parameters ..... 3-11
3.7 Editing the Code Section - Overview ..... 3-13
Editable Parts of the Code Section ..... 3-13
$3.8 \quad$ Basic Guidelines for Entering Ladder Logic Instructions ..... 3-15
3.9 Entering Ladder Elements ..... 3-18
3.10 Creating Parallel Branches ..... 3-21
3.11 Editing Addresses and Parameters ..... 3-23
3.12 Symbolic Addressing ..... 3-24
3.13 Editing in the Overwrite Mode ..... 3-26
3.14 Entering Titles and Comments ..... 3-28
4 Creating Data Blocks and User-Defined Data Types ..... 4-1
4.1 Creating Data Blocks - Overview ..... 4-2
4.2 Selecting a Method ..... 4-4
4.3 Editing the Declaration Table ..... 4-5
4.4 Editing Actual Data Values ..... 4-6
4.5 Creating User-Defined Data Types (UDTs) ..... 4-8
5 Editing the Block Properties and Testing the Program ..... 5-1
5.1 Editing the Block Properties ..... 5-2
5.2 Testing your Ladder Program - Overview ..... 5-5
5.3 Setting the Program Status ..... 5-6
5.4 Setting the Trigger Conditions ..... 5-7
5.5 Choosing a Test Environment and Starting/Stopping the Program Status ..... 5-8
Part 2: Language Description
6 Configuration and Elements of Ladder Logic ..... 6-1
6.1 Elements and Boxes ..... 6-2
6.2 Boolean Logic and Truth Tables ..... 6-6
6.3 Significance of the CPU Registers in Instructions ..... 6-12
7 Addressing ..... 7-1
7.1 Overview ..... 7-2
7.2 Types of Addresses ..... 7-4
8 Bit Logic Instructions ..... 8-1
8.1 Overview ..... 8-2
8.2 Normally Open Contact ..... 8-3
8.3 Normally Closed Contact ..... 8-4
8.4 Output Coil ..... 8-5
8.5 Midline Output ..... 8-6
8.6 Invert Power Flow ..... 8-7
8.7 Save RLO to BR Memory ..... 8-8
8.8 Set Coil ..... 8-9
8.9 Reset Coil ..... 8-10
8.10 Set Counter Value ..... 8-11
8.11 Up Counter Coil ..... 8-12
8.12 Down Counter Coil ..... 8-13
8.13 Pulse Timer Coil ..... 8-14
8.14 Extended Pulse Timer Coil ..... 8-15
8.15 On-Delay Timer Coil ..... 8-16
8.16 Retentive On-Delay Timer Coil ..... 8-17
8.17 Off-Delay Timer Coil ..... 8-18
8.18 Positive RLO Edge Detection ..... 8-19
8.19 Negative RLO Edge Detection ..... 8-20
8.20 Address Positive Edge Detection ..... 8-21
8.21 Address Negative Edge Detection ..... 8-22
8.22 Set Reset Flipflop ..... 8-23
8.23 Reset Set Flipflop ..... 8-24
9 Timer Instructions ..... 9-1
9.1 Location of a Timer in Memory and Components of a Timer ..... 9-2
9.2 Choosing the Right Timer ..... 9-4
9.3 Pulse S5 Timer ..... 9-5
9.4 Extended Pulse S5 Timer ..... 9-7
9.5 On-Delay S5 Timer ..... 9-9
9.6 Retentive On-Delay S5 Timer ..... 9-11
9.7 Off-Delay S5 Timer ..... 9-13
10 Counter Instructions ..... 10-1
10.1 Location of a Counter in Memory and Components of a Counter ..... 10-2
10.2 Up-Down Counter ..... 10-3
10.3 Up Counter ..... 10-5
10.4 Down Counter ..... 10-7
11 Integer Math Instructions ..... 11-1
11.1 Add Integer ..... 11-2
11.2 Add Double Integer ..... 11-3
11.3 Subtract Integer ..... 11-4
11.4 Subtract Double Integer ..... 11-5
11.5 Multiply Integer ..... 11-6
11.6 Multiply Double Integer ..... 11-7
11.7 Divide Integer ..... 11-8
11.8 Divide Double Integer ..... 11-9
11.9 Return Fraction Double Integer ..... 11-10
11.10 Evaluating the Bits of the Status Word After Integer Math Instructions ..... 11-11
12 Floating-Point Math Instructions ..... 12-1
12.1 Overview ..... 12-2
12.2 Add Floating-Point Numbers ..... 12-3
12.3 Subtract Floating-Point Numbers ..... 12-4
12.4 Multiply Floating-Point Numbers ..... 12-5
12.5 Divide Floating-Point Numbers ..... 12-6
12.6 Evaluating the Bits of the Status Word After Floating-Point Instructions ..... 12-7
12.7 Establishing the Absolute Value of a Floating-Point Number ..... 12-8
12.8 Establishing the Square and/or the Square Root of a Floating-Point Number ..... 12-9
12.9 Establishing the Natural Logarithm of a Floating-Point Number ..... 12-11
12.10 Establishing the Exponential Value of a Floating-Point Number ..... 12-12
12.11 Establishing the Trigonometrical Functions of Angles as Floating-Point Numbers ..... 12-13
13 Comparison Instructions ..... 13-1
13.1 Compare Integer ..... 13-2
13.2 Compare Double Integer ..... 13-3
13.3 Compare Floating-Point Numbers ..... 13-5
14 Move and Conversion Instructions ..... 14-1
14.1 Assign a Value ..... 14-2
14.2 BCD to Integer ..... 14-4
14.3 Integer to BCD ..... 14-5
14.4 Integer to Double Integer ..... 14-6
14.5 BCD to Double Integer ..... 14-7
14.6 Double Integer to BCD ..... 14-8
14.7 Double Integer to Floating-Point Number ..... 14-9
14.8 Ones Complement Integer ..... 14-10
14.9 Ones Complement Double Integer ..... 14-11
14.10 Twos Complement Integer ..... 14-12
14.11 Twos Complement Double Integer ..... 14-13
14.12 Negate Floating-Point Number ..... 14-14
14.13 Round to Double Integer ..... 14-15
14.14 Truncate Double Integer Part ..... 14-16
14.15 Ceiling ..... 14-17
14.16 Floor ..... 14-18
15 Word Logic Instructions ..... 15-1
15.1 Overview ..... 15-2
15.2 WAnd Word ..... 15-3
15.3 WAnd Double Word ..... 15-4
15.4 WOr Word ..... 15-5
15.5 WOr Double Word ..... 15-6
15.6 WXOr Word ..... 15-7
15.7 WXOr Double Word ..... 15-8
16 Shift and Rotate Instructions ..... 16-1
16.1 Shift Instructions ..... 16-2
16.2 Rotate Instructions ..... 16-10
17 Data Block Instructions ..... 17-1
17.1 Open Data Block: DB or DI ..... 17-2
18 Jump Instructions ..... 18-1
18.1 Overview ..... 18-2
18.2 Jump in the Block If RLO = 1 (Unconditional Jump) ..... 18-3
18.3 Jump in the Block If RLO $=1$ (Conditional Jump) ..... 18-4
18.4 Jump in the Block If RLO $=0$ (Jump-lf-Not) ..... 18-5
18.5 Label ..... 18-6
19 Status Bit Instructions ..... 19-1
19.1 Overview ..... 19-2
19.2 Exception Bit BR Memory ..... 19-3
19.3 Result Bits ..... 19-4
19.4 Exception Bits Unordered ..... 19-6
19.5 Exception Bit Overflow ..... 19-7
19.6 Exception Bit Overflow Stored ..... 19-9
20 Program Control Instructions ..... 20-1
20.1 Calling FCs/SFCs from Coil ..... 20-2
20.2 Calling FBs, FCs, SFBs, SFCs, and Multiple Instances ..... 20-4
20.3 Return ..... 20-7
20.4 Master Control Relay Instructions ..... 20-8
20.5 Master Control Relay Activate/Deactivate ..... 20-9
20.6 Master Control Relay On/Off ..... 20-12
Appendix
A Alphabetical Listing of Instructions ..... A-1
A. 1 Listing with International Names ..... A-2
A. 2 Listing with International Names and SIMATIC Equivalents ..... A-5
A. 3 Listing with SIMATIC Names ..... A-9
A. 4 Listing with SIMATIC Names and International Equivalents ..... A-12
A. 5 Listing with International Short Names and SIMATIC Short Names ..... A-16
B Programming Examples ..... B-1
B. 1 Overview ..... B-2
B. 2 Bit Logic Instructions ..... B-3
B. 3 Timer Instructions ..... B-7
B. 4 Counter and Comparison Instructions ..... B-11
B. 5 Integer Math Instructions ..... B-13
B. 6 Word Logic Instructions ..... B-14
C Number Notation ..... C-1
C. 1 Number Notation ..... C-2
21 References ..... D-1GlossaryGlossary-1
Index Index-1

## Part 1:

Working with the Ladder EditorProduct Overview1
Introduction ..... 2
Creating Logic BlocksCreating Data Blocks andUser Data TypesEditing the Block Propertiesand Testing the Program5

## Product Overview

What is LAD?<br>The Programming Language Ladder Logic

## The Programming <br> Package

LAD stands for Ladder Logic. LAD is a graphic programming language. The syntax of the instructions is similar to a circuit diagram. With Ladder Logic, you can follow the signal flow between power rails via inputs, outputs, and instructions.

The programming language Ladder Logic has all the necessary elements for creating a complete user program. It contains the complete range of basic instructions and a wide range of addresses are available. Functions and function blocks allow you to structure your LAD program clearly.

The LAD Programming Package is an integral part of the STEP 7 Standard Software. This means that following the installation of your STEP 7 software, all the editor functions, compiler functions, and test/debug functions for LAD are available to you.

Using LAD, you can create your own user program with the Incremental Editor. The input of the local block data structure is made easier with the help of table editors.

There are three programming languages in the standard software, STL, FBD, and LAD. You can switch from one language to the other almost without restriction and choose the most suitable language for the particular block you are programming.

If you write programs in LAD or FBD, you can always switch over to the STL representation. If you convert LAD programs into FBD programs and vice versa, program elements that cannot be represented in the destination language are displayed in STL.

## Introduction

In This Chapter
This chapter is a brief description of the structure of a user program consisting of blocks.

The LAD Editor runs on the platform of the SIMATIC Manager which underlies all STEP 7 applications. This chapter explains how to change from the SIMATIC Manager to the LAD Editor and how the created blocks fit into the project structure.

## Chapter Overview

| Section | Description | Page |
| :--- | :--- | ---: |
| 2.1 | Structure of User Programs | $2-2$ |
| 2.2 | Creating User Programs - Overview | $2-4$ |
| 2.3 | Rules to Observe | $2-7$ |

### 2.1 Structure of User Programs

## Logic Blocks and Data Blocks

## Organization Blocks

## Functions/

 Function BlocksA user program consists of logic blocks and data blocks. Logic blocks are blocks with a code section such as organization blocks, function blocks, or functions.

Organization blocks (OBs) form the interface between the operating system and the user program. Different organization blocks have different functions. To create the LAD user program for your S7 CPU, you select the organization blocks necessary for your specific automation task. For the most basic task you will require the following:

- Startup (OB100, OB101)
- Scan cycle (OB1)
- Error handling (OB80 to OB87, OB121, OB122), if you do not want your CPU to switch to STOP when an error occurs.

There are also organization blocks available to handle interrupts in the CPU or other interrupts from the process.

For detailed information about the functions of each organization block and the startup information provided by the CPU operating system, refer to the Reference Manual /235/.

You can program every organization block as a structured program by creating functions ( FCs ) and function blocks ( FBs ) and calling them in the code section. When the blocks are called, you supply the data required for the declared parameters.

- A function block (FB) is a logic block with "memory". This memory takes the form of instance data blocks assigned to the FB. The instance DBs store all the actual parameters and static data relating to the function block.
- A function (FC) is a logic block without "memory", in other words without associated instance DBs. After an FC has been processed, the output parameters contain the calculated function values. Once the function has been called, the user decides how the actual parameters are used and stored.

Data The operating system makes the following data available:

- Peripheral I/Os
- Process image input/output
- Bit memory
- Timers
- Counters

You can also define your own data:

- You can define shared data in data blocks. This data is accessible to the entire user program.
- You can define static variables. These are only valid in the function block within which they are defined. Every time an FB is called, an instance data block is specified which includes all parameters and the static data. In the case of multiple instances, the instance and static data are incorporated in the instance data block.
- You can define temporary data when you create logic blocks. This data only requires stack memory during the actual processing of the block.


## Data Blocks

Data blocks store the data of the user program. There are two types of data blocks: shared data blocks and instance data blocks.

- Shared DBs can be accessed by all the blocks in the program.
- Instance data blocks are assigned to a function block and contain not only the data of the function block but also the data of any defined multiple instances. For this reason, you should only access an instance data block in connection with its own specific function block.


## Additional Information

The Programming Manual /234/ contains an introduction to programming methods.

### 2.2 Creating User Programs - Overview

User Program

LAD Incremental Editor

## Starting from the SIMATIC Manager

A user program that runs on an S7 CPU is essentially made up of blocks. It also contains information such as data about the system configuration and about system networking. Depending on your application, the user program will include the following elements:

- Organization blocks (OBs)
- Function blocks (FBs)
- Functions (FCs)
- Data blocks (DBs)

To simplify your work, you can create your own user-defined data types (UDTs), which can be used either as data types in their own right or as a template for creating data blocks.

Some of the frequently used blocks such as the system function blocks (SFBs) and the system functions (SFCs) are integrated on the CPU. Other blocks (for example blocks for IEC functions or closed-loop controller blocks) are available as separate packages. You do not need to program these blocks but simply load them into your user program.

## Note

You can check which SFBs and SFCs are integrated on your CPU online by clicking PLC $\bullet$ Module Information... in the menu bar.

The STEP 7 standard software includes an editor for programming blocks. The editor can be set to the LAD programming language to allow you to program logic blocks (OBs, FBs, FCs). The LAD Editor works incrementally, which means that the syntax of each entry you make is checked. Syntax errors are reported and illegal arrangements of LAD elements or addresses are rejected immediately.

The LAD Editor is started from the SIMATIC Manager. You must first create a project containing an S7 program in the SIMATIC Manager before you can call the editor. The program you create can be either dependent or independent of the hardware. You either add the S7 program directly into the project or edit the S 7 program assigned to the programmable module. The program itself can contain the user program (blocks), source files, or charts.
With the LAD Editor, you can only edit blocks stored in the folder of the user program.


Figure 2-1 Starting the LAD Editor from the SIMATIC Manager

Creating a Block To create a block for the first time, you first create an empty block in the SIMATIC Manager with which you can then open the Editor. Once you have opened the LAD Editor you can then create further blocks.

- In the SIMATIC Manager you can select the "Blocks" folder and insert the block type you want by selecting Insert $~$ S 7 Block...- . The new block appears on the right hand side of the project window.
- Once you are in the editor, you can create a block by selecting File New. In the dialog box that follows you are prompted to specify the block type and number you require.


## Choosing a <br> Programming Language

When you create a block, you also select the programming language you want to use. The corresponding editor is then activated based on this selection. To program in LAD, select "LAD" as the working language.

Opening a Block You can open a block in the SIMATIC Manager by double-clicking the block. Alternatively, you can open it by either selecting the menu command Edit $\boldsymbol{P}$ Open Object or by clicking the corresponding button in the toolbar.

## Saving and Downloading Blocks

When you save a block in the Editor, remember the following points:

- File - Save always saves the block in the "Blocks" folder on the hard disk of your programming device/PC.
- PLC $\downarrow$ Download downloads the opened block to the CPU.

After creating the blocks for your user program, download them to the S7 CPU in your SIMATIC Manager. For further information about downloading user programs, refer to the User Manual /231/.

## Note

It is not always sufficient to download the created blocks individually to the CPU because data from the system configuration may sometimes be required. You should therefore download the complete program in the SIMATIC Manager.

## Calling Supporting

 FunctionsThe LAD Editor has the following functions which you will find useful when creating programs and starting up.

Table 2-1 Supporting Functions in the LAD Editor

| Function | Menu Command |
| :---: | :---: |
| Call reference data of the active user programs | Options - Reference Data |
| Edit the symbol table / individual symbols | Options - Symbol Table / <br> Options - Edit Symbols |
| Monitor / modify variables | PLC ${ }^{\text {- Monitor/Modify Variables }}$ |
| Display / modify operating mode or memory reset on the CPU | PLC $>$ Operating Mode or PLC $\downarrow$ Clear/Reset |
| Display the status of the selected module | PLC - Module Information |
| Set the time and date on the CPU | PLC ${ }^{\text {- Set Time }}$ and Date |

These functions are described in detail in the User Manual /231/.

### 2.3 Rules to Observe

## Order of Creating Blocks

Editing during
Program
Execution


The order in which you create logic blocks and data blocks in a user program is important. As a rule: if blocks are called within other blocks, the called blocks must already exist before you program their calls. Entering a non-existent block as a Ladder element (box) is not possible. If you program a call for a non-existent block using CALL, an error is reported when you save the program because the called block cannot be found.

With STEP 7 you can edit a user program stored on the CPU online while the CPU is in the RUN mode.

## Warning

If you make online modifications to a program while it is running, this can lead to malfunctions and unforeseen reactions in your plant or process that could cause injury to persons or damage to equipment.

If the CPU is switched online and is in the RUN mode, modifying the user program stored on the CPU can cause situations in which machines and devices are suddenly turned on or off, potentially causing injury to persons or damage to equipment.

Always plan the sequence of events in your process in accordance with the pertinent safety regulations. Never attempt to make online modifications to a program while it is running without having first considered the consequences and taking appropriate action to prevent accidents.

## Note

For information about working online and offline, refer to the User Manual /231/.

## Creating Logic Blocks

In This Chapter
A user program cannot exist without logic blocks. In many situations, you can use the blocks integrated on the CPU or the available standard function blocks. You will, however, always have to create a number of logic blocks yourself. This chapter describes how to create blocks using the LAD Editor.

## Chapter Overview

| Section | Description | Page |
| :--- | :--- | ---: |
| 3.1 | Creating Logic Blocks - Overview | $\boxed{3-2}$ |
| 3.2 | Logic Blocks in the Editor | $3-3$ |
| 3.3 | Structure of the Variable Declaration Table | $3-6$ |
| 3.4 | Editing Variable Declaration Tables - Overview | $3-8$ |
| 3.5 | Declaring Multiple Instances | $3-10$ |
| 3.6 | Assigning System Attributes for Parameters | $3-11$ |
| 3.7 | Editing the Code Section - Overview | $3-13$ |
| 3.8 | Basic Guidelines for Entering Ladder Logic Instructions | $3-15$ |
| 3.9 | Entering Ladder Elements | $3-18$ |
| 3.10 | Creating Parallel Branches | $3-21$ |
| 3.11 | Editing Addresses and Parameters | $3-23$ |
| 3.12 | Symbolic Addressing | $3-24$ |
| 3.13 | Editing in Overwrite Mode | $3-26$ |
| 3.14 | Entering Titles and Comments | $3-28$ |

### 3.1 Creating Logic Blocks - Overview

## Logic Blocks

Editing a Logic Block

Logic blocks ( $\mathrm{OBs}, \mathrm{FBs}, \mathrm{FCs}$ ) are made up of a variable declaration section and a code section. They also have certain properties. When programming, you must edit the following three sections:

- Variable declaration table: In the variable declaration table, you declare the parameters, the system attributes for parameters, and the local variables of your block.
- Code section: In the code section, you program the block code that is to be executed by the programmable controller. This consists of one or more networks with Ladder elements.
- Block properties: The block properties include additional information, such as a time stamp and a path name, which is entered by the system itself. In addition to these items you can enter further details about the name, family, release and author and can assign system attributes for blocks (see Chapter 5 ).

The order in which you edit the three sections is irrelevant and you can, of course, make corrections and additions.

When you refer to symbols from the symbol table, you should make sure that they are complete and, when necessary, add any missing information.


Figure 3-1 Procedure for Creating Logic Blocks in LAD

### 3.2 Logic Blocks in the Editor

## Overview

Settings in the Editor

Before you start programming in the LAD Editor, you should familiarize yourself with the various ways in which you can customize the editor to suit your preferences and method of working.

With the menu command Options $\downarrow$ Customize, you can open a tabbed page dialog box. In the "Editor" tabbed page, you can make the following basic settings for block programming:

- Font (type style, size) used in text and tables
- The programming language of your choice (FBD, LAD, or STL). A new block will be opened in FBD, LAD, or STL depending on the programming language you select. Bearing in mind certain restrictions, you can switch to one of the other languages later on and still view the block.
- Display of symbols and comment in the new block (on or off)

The settings for language, comment and symbols can be altered at any time during editing by using the commands in the View " ... menu.

Settings for LAD In the "LAD/FBD" tabbed page, which you also display with Options Customize, you can make the following basic settings:

- Ladder Layout: determines the display size of your networks. The selected size decides how many LAD elements you can position next to each other in one network. This setting also has effects when printing out the block.
- Width of Address Field: determines the width of text fields for addresses. If the width is exceeded, a line break is made. A large address field is more practical for symbolic addressing, a small field is sufficient for absolute addressing.
- Line/Color for: the selected element, contact, status fulfilled, status not fulfilled


## Main Window of the LAD Editor

> Relationship between the Variable Declaration and Code Section

When you open a logic block, a window appears displaying the following:

- The variable declaration table of the block in the upper part
- The code section in the lower part, in which you edit the actual block code

| [朢 FB6-<Offline>-LAD/STL/FBD: Programming S7 Blocks |  |  |  |  |  |  |  | - $\square^{\text {- }}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| File | Edit | Insert | PLC | Debug | View | Options | Window | Hel |  |
| 3) |  | 8 |  | 1 |  |  | - |  | t? |



Figure 3-2 Variable Declaration Table and Code Section in LAD
The block properties are edited in their own dialog (see Chapter 5).
The editor allows you enables you to open and work on several blocks simultaneously.

The variable declaration table and the code section are closely linked as the names from the variable declaration table are used in the code section. This means that changes in the variable declaration table also affect the code section and therefore the entire block.

Table 3-1 Relationship between Variable Declaration and Code Section

| Action in the Variable Declaration | Reaction in the Code Section |
| :--- | :--- |
| New correct entry | If invalid code exists, previously <br> undeclared variable becomes valid |
| Correct name change without type change | Symbol is immediately shown <br> everywhere with new name |
| Correct name is changed to an invalid name | Code is not changed |
| Invalid name is changed to a correct name | If invalid code exists, it becomes <br> valid |
| Type change | If invalid code exists, it becomes <br> valid and if valid code exists, it <br> becomes invalid |
| Symbol deleted that is being used in the code | Valid code becomes invalid |
| Comment change | None |
| Incorrect entry of a new variable | None |
| Deleting an unused variable | None |
| Initial value change | None |

### 3.3 Structure of the Variable Declaration Table

## Overview

## Structure of the Variable Declaration Table

In the variable declaration table, you set the local variables including the formal parameters of the block and the system attributes for parameters. This has (among other things) the following effects:

- As a result of the declaration, memory is reserved in the local data stack or instance data block.
- By setting the input, output, and in/out parameters you also define the "interface" for calling a block in the program.
- Declaring variables in a function block provides the data structure for any instance data block that you associate with the function block.
- By setting system attributes, you assign special properties to parameters for message and connection configuration, operator interface functions and process control configuration.

After opening a new logic block, a default variable declaration table is displayed on the screen. This lists all the permitted declaration types for the specific block (in, out, in_out, stat, temp) in the appropriate order.

When creating a new OB , a standard variable declaration is displayed in which you can change the values.

The variable declaration table contains entries for the address, declaration, symbolic name, data type, initial value, and comment for the variables. Each table row represents a variable declaration. Variables of the data type array or structure require more than one row.

| TRAFFIC\...VFB40 - <Offline> |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Address | Decl. | Symbol | Data Type | Initial Value | Comment |
| 0.0 | in | ein | BOOL | FALSE | Light on |
| 0.1 | in | start P | BOOL | FALSE | Switch |
| 2.0 | out | Motor | BOOL | FALSE | Motor |
| 2.1 | out | Message | BOOL | FALSE | Motor |
| 4.0 | in_out | in_outp1 | INT | 0 |  |
| 6.0 | in_out | in_outp2 | INT | 0 |  |

Figure 3-3 Example of a Variable Declaration Table

## Meaning of the Columns <br> The columns in the variable declaration table are interpreted as follows:

Table 3-2 Columns of the Variable Declaration Table

| Column | Meaning | Remarks | Editing |
| :--- | :--- | :--- | :--- |
| Address | Address in format BYTE.BIT | In the case of data types which require more <br> than one byte, the address indicates this with <br> a jump to the next byte address. <br> Key: <br> *: Size of an array element in bytes <br> + : Initial address, ref. to the structure start <br> $=$ : Total memory requirement of a structure | System entry: <br> the address is <br> assigned and <br> displayed by <br> the system after <br> you have <br> finished <br> entering your <br> declaration. |
| Decl. | Declaration type "Purpose" of the <br> variables | The following are possible depending on <br> block type: <br> Input parameters "in" <br> Output parameters "out" <br> In/out parameters "in_out" <br> Static variables "stat" <br> Temporary variables "temp" | Default settings <br> according to <br> block type |
| Symbol | Symbolic name of variables | The name must begin with a letter. Reserved <br> keywords are not permitted. | Mandatory |
| Data Type | Data type of the variable <br> (BOOL, INT, WORD, ARRAY <br> etc.) | Basic data types can be selected in the menu <br> with the right mouse button. | Mandatory |
| Initial Value | Initial value, when the software <br> should not assume a default value | Must be compatible with the data type. <br> Unless a specific actual value has been <br> selected, the initial value is used as the <br> actual value of the variable when editing a <br> DB for the first time. | Optional |
| Comment | Comment on documentation |  | Optional |

## Meaning of the "Golf Flag"

If you have assigned system attributes to a variable, a symbol resembling a golf flag appears in the "Symbol" column (see Figure 3-3). Double-click the flag to open the "System Attributes" dialog box.

You can vary the width of the columns. Position the mouse pointer between two columns and holding the left mouse button pressed move the mouse horizontally. As an alternative, you can alter the width of the column using the menu command View $>$ Column Width... having previously selected the table. This allows you to minimize the optional comment and initial value columns and focus solely on the remaining columns.

### 3.4 Editing Variable Declaration Tables - Overview

## Procedure

Changing the Declaration Type

After you have entered the required declaration type of a new declaration, enter the name of the variables, the data type, the initial value (optional) and the comment (optional). You can move the cursor to the next field with the TAB key. At the end of a row an address will be assigned to the variable automatically.

After each table field has been edited, its syntax is checked and any errors are displayed in red. At this point, you can continue editing the table and postpone the correction of errors to a later stage.

## Editing Functions

All the usual functions in the Edit menu are available to you when editing a table. Using the context-sensitive right mouse button makes editing easier.

The menu displayed with the right mouse button also helps you to enter the data type. The "Data Type" menu includes all elementary data types.

You can select single rows by clicking the write-protected address cell. You can also select several rows of the same declaration type by holding down the SHIFT key. The selected rows appear on a black background.

The "Decl." column is read-only. The declaration type is determined by the position of the declaration within the table. This ensures that variables can only be entered in the correct order of their declaration types. If you want to change the declaration type of a declaration, cut the declaration first and then paste it under the new declaration type.

## Entering Structures

If you want to enter a structure as a variable, enter the name in the "Symbol" column and the keyword STRUCT in the data type column. Press either the TAB or the RETURN key to insert an empty row plus a final row (END_STRUCT) for the structure. In the empty row, enter the elements of the structure by entering its name, data type and its initial value (optional). You can create more rows and insert further elements using either the menu commands or by pressing RETURN.

If you want to select a structure, click the address or declaration cell of the first or last row of the structure (containing the keyword STRUCT or END_STRUCT). You can select individual declarations within a structure by clicking the address cell in the relevant row.
If you want to enter a structure within another structure, the hierarchy is indicated by the indented variable names.

## Entering Arrays

## Example

Figure 3-4 shows an example of a variable declaration table:

## TRAFFIC1...IFB50 - <Offline>

| Address | Decl. | Symbol | Data Type | Initial Value | Comment |
| ---: | :--- | :--- | :--- | :--- | :--- |
| 0.0 | in | structur1 | STRUCT |  |  |
| +0.0 | in | var1 | BOOL | FALSE |  |
| +2.0 | in | var2 | INT | 0 |  |
| +4.0 | in | var3 | WORD | W\#16\#0 |  |
| $=6.0$ | in |  | END_STRUCT |  |  |
| 6.0 | in | array1 | ARRAY[1..20,1..40] | TRUE |  |
| $* 2.0$ | in |  | BOOL |  |  |

Figure 3-4 Structures and Arrays in a Variable Declaration Table

## Note

If you make changes to the variable declaration of blocks whose calls you have already programmed, time stamp conflicts may occur. You should therefore first program all blocks to be called, and then program the blocks that call them. In the case of function blocks, instance DBs should also be re-created.

When making changes to a UDT which was entered as a data type in a variable declaration, check the variable declaration of the block and then save it again.

### 3.5 Declaring Multiple Instances

## Multiple Instances

## Rules

Inputting Multiple Instances

A multiple instance results from declaring a static variable of the same data type as a function block (FB). In the code section, the instance is called as a Ladder element.

For more detailed information about multiple instances, refer to the Programming Manual /234/. Part 2 of this manual explains the syntax for calling a multiple instance.

Keep to the following rules when declaring multiple instances:

- Declaring multiple instances is only possible in function blocks
- Function blocks within which a multiple instance has been declared must also have an associated instance DB.
- A multiple instance can only be declared as a static variable (declaration type "stat").

To declare a multiple instance, you enter the variable name in the "Symbol" column after the declaration type "stat". Under data type, you enter the function block. This can be done either by entering the absolute name of the FB or a symbolic name. You can also add an optional comment.

| $\square$ TRAFFIC\...IFB60-<Offline> |
| :--- |
| Address Decl. Symbol Data Type Initial Value Comment  <br> 0.0 in varin BYTE B\#16\#0  <br> 2.0 out varout BYTE B\#16\#0  <br> 4.0 in_out varinout BYTE B\#16\#0  <br>  stat locinst FB6  local instance <br> 0.0 temp tempo REAL   |

Figure 3-5 Declaration of Multiple Instances (Example)

### 3.6 Assigning System Attributes for Parameters

## System Attributes You can assign system attributes to blocks and parameters. These influence

 the message and connection configuration, operator interface functions, and process control configuration.You can assign system attributes for parameters in the variable declaration table.

## Entering System Attributes for Parameters

To enter system attributes for parameters, select the name of the parameter in the variable declaration table and select Edit - Object Properties in the menu bar to display the Properties dialog. Select the "System Attributes" tabbed page and enter the required attribute and its value.

Table 3-3 shows which system attributes you can enter in the variable declaration table.

Table 3-3 System Attributes for Parameters

| Attribute | Value | When to Assign the Attribute | Permitted <br> Declaration type |
| :--- | :--- | :--- | :--- |
| S7_server | connection, alarm_archiv | When the parameter is relevant to connection or <br> message configuration. This parameter contains <br> the connection or message number. | IN |
| S7_a_type | alarm, alarm_8, <br> alarm_8p, alarm_s, <br> notify, ar_send | When the parameter will define the message <br> block type in a message block (only possible <br> when the S7_server attribute is set to <br> alarm_archiv). | IN, only with blocks <br> of the type FB and <br> SFB |
| S7_co | pbkl, pbk, ptpl, obkl, fdl, <br> iso, pbks, obkv | When the parameter will specify the connection <br> type in the connection configuration (only <br> possible when the S7_server attribute is set to <br> connection). | IN |
| S7_m_c | true, false | When the parameter will be modified or <br> monitored from an operator panel. | IN/OUT / IN_OUT, <br> only with blocks of <br> the type FB and SFB |
| S7_shortcut | Any 2 characters, for <br> example, W, Y | When the parameter is assigned a shortcut to <br> evaluate analog values. | IN/OUT / IN_OUT, <br> only with blocks of <br> the type FB and SFB |
| S7_unit | Unit, for example, liters | When the parameter is assigned a unit for <br> evaluating analog values. | IN/OUT / IN_OUT, <br> only with blocks of <br> the type FB and SFB |

Table 3-3 System Attributes for Parameters, continued

| Attribute | Value | When to Assign the Attribute | Permitted <br> Declaration type |
| :--- | :--- | :--- | :--- |
| S7_string_0 | Any 16 characters, , for <br> example, OPEN | When the parameter is assigned text for <br> evaluating binary values | IN/OUT / IN_OUT, <br> only with blocks of <br> the type FB, SFB, <br> FC, and SFC |
| S7_string_1 | Any 16 characters, , for <br> example, CLOSE | When the parameter is assigned text for <br> evaluating binary values | IN/OUT / IN_OUT, <br> only with blocks of <br> the type FB, SFB, <br> FC, and SFC |
| S7_visible | true, false | When you do not want the parameter to be <br> displayed in CFC. | IN/OUT / IN_OUT, <br> only with blocks of <br> the type FB, SFB, <br> FC, and SFC |
| S7_link | true, false | When you do not want the parameter to be <br> linked in CFC. | IN/OUT / IN_OUT, <br> only with blocks of <br> the type FB, SFB, <br> FC, and SFC |
| S7_dynamic | true, false | When you want the parameter to have dynamic <br> capability when testing in CFC. | IN/OUT / IN_OUT, <br> only with blocks of <br> the type FB, SFB, <br> FC, and SFC |
| S7_param | true, false | When you want the parameter to be protected <br> from incorrect value assignment in CFC. | IN/OUT / IN_OUT, <br> only with blocks of <br> the type FB, SFB, <br> FC, and SFC |

### 3.7 Editing the Code Section - Overview

Code Section

Editable Parts of the Code Section

In the code section you describe the program sequence of your logic block. To do this, you form networks from Ladder elements. In most cases, the code section of a logic block is made up of several networks. After you have entered a Ladder element, the editor runs a check and shows you if any entries were incorrect (errors are shown in red). Elements placed incorrectly are rejected with an error message.

In a code section, you can edit the block title, network titles, block comments, network comments, and, of course, the statements within the networks.


Figure 3-6 Structure of the Code Section

## Entering New Blocks

The order in which you perform each of the following steps is not fixed. When programming the code section of a new block, we recommend you proceed as follows:


Figure 3-7 Editing the Code Section
You can make changes either in the insert or the overwrite mode. Toggle between the insert and overwrite mode using the INSERT key.

### 3.8 Basic Guidelines for Entering Ladder Logic Instructions

## Overview

Ending a Ladder Network

Power Flow

A Ladder network can contain several elements in different branches. All elements and branches must be connected together; however, the power rail on the left does not count as a connection (IEC 1131-3).

When you program in Ladder, you must observe certain guidelines.
Any errors are reported with an error message in the Program Editor.

Every Ladder network must end with a coil or a box. You cannot use the following elements to close a network:

- Comparison boxes
- Midline outputs -(\#)-
- Positive - ( P )— or Negative - $(\mathrm{N})$ — RLO edge detection

Branches that cause reverse power flow (from right to left) cannot be edited. Figure 3-8 shows an example. With signal state " 0 " at I 1.4, a power flow from right to left would be possible at I 6.8. This is not allowed.


Figure 3-8 Power Flow in Reverse Direction (Illegal)

Short Circuit You cannot create branches that cause a short circuit. Figure 3-9 shows an example:


Figure 3-9 Short Circuit in a Ladder Network (Illegal)

Placing Boxes

## Placing Coils

The starting point of a branch for a box connection must always be the left power rail. Logic or other boxes can, however, exist in the branch before the box.

Boxes must not be placed within a T-branch. Exceptions to this are compare boxes. Figure 3-10 shows an example:


Figure 3-10 Box in a T-Branch (Illegal)

Coils are automatically placed at the right end of a network where they form the branch end.

Exceptions: Coils for Midline Outputs -(\#)— and Positive -(P)— or Negative - $(\mathrm{N})$ - RLO Edge Detection cannot be placed on the extreme left or the extreme right of a branch. Nor are they permitted in parallel branches.

Some coils require preceding logic and some coils cannot accept preceding logic.

## - Coils requiring preceding logic:

Output Coil - ( ), Set Coil - (S), Reset Coil -(R)
Midline Outputs -(\#)— and Positive -(P)— or Negative —(N)— RLO Edge Detection.

All Counter and Timer Coils
Jump-If-Not -(JMPN)
Master Control Relay On - (MCR<)
Save RLO to BR Memory -(SAVE)
Return - (RET)

- Coils that do not accept preceding logic:

Master Control Relay Activate - (MCRA)
Master Control Relay Deactivate - (MCRD)
Open Data Block - (OPN)
Master Control Relay Off - (MCR>)
All other coils can accept preceding logic but do not require it.
The following coils must not be used as parallel outputs:

$$
\begin{aligned}
& \text { Jump-If-Not -(JMPN) } \\
& \text { Jump -(JMP) } \\
& \text { Call FC SFC from Coil -(CALL) } \\
& \text { Return -(RET) }
\end{aligned}
$$

## Enable Input/Enable Output <br> Removing and Changing

Passing power to (activating) the enable input "EN" or the enable output "ENO" of a logic box is possible but not necessary.

If a branch only consists of one instruction, deleting this instruction removes the whole branch.

If you remove a box, all branches connected to the box with logic inputs, with the exception of the main branch, are removed.

The overwrite mode is ideal for exchanging elements of the same type (see Section 3.13).

### 3.9 Entering Ladder Elements

Handling Networks To select a network to allow you to enter LAD elements, click the network name (for example, "Network 1"). When a network is selected you can, for example, cut it, paste it again, or copy it.

To create a new network, select the menu command Insert $\boldsymbol{\sim}$ Network or click the corresponding button in the toolbar. The new network is inserted below the selected network. It only consists of one branch and one coil.

If you enter more elements than can be displayed on the screen, the network is shifted to the left of the screen. To obtain a better overview, you can adjust the display with the menu command View $\boldsymbol{\bullet}$ Zoom In/Zoom Out/Zoom Factor.

Selecting Objects in Networks

You go into a network by clicking a Ladder element with the mouse. Within a network you can, in principle, select three areas with a mouse click:

- Ladder elements, for example, a contact or a box
- Junction points
- Empty instructions (lines or open branches)

You can select one area at a time with one mouse click. (Figure 3-11 shows examples of selections. Here, a number of selections are shown simultaneously.)


Figure 3-11 Possible Selections in a Ladder Network

You can choose the color of the selections yourself by selecting the menu command Options $>$ Customize to open the "LAD/FBD" tabbed page.

## Entering Ladder Logic Elements

The following options are available for inserting Ladder elements:

- Enter a normally open contact, normally closed contact, or coil using the function keys F2, F3, or F4.
- Click on the button for a normally open contact, normally closed contact, or coil from the toolbar.
- Select an element from the Insert - LAD Element... menu.
- Select elements from the list box in the Program Elements dialog (see Figure 3-12). To display this dialog box, use the menu command Insert $\downarrow$ Program Element..., the button in the toolbar, or the function key F11.


Figure 3-12 Inserting a Ladder Element Using the Program Elements Dialog Box
Ladder elements are always inserted behind the currently selected element.

## Note

If you select the group "FB Blocks"or "FC Blocks" in the "Program Elements" list box, all the corresponding blocks in the S7 program are listed below. If you select the group "SFC Blocks" or "SFB Blocks", all the system function blocks or system functions available on the CPU will be listed.

If you select the group "Libraries" in the "Program Elements" list box, the STEP 7 standard libraries and any libraries you have created will be listed.
In this way you can include whole blocks in your network and program calls for other blocks very quickly.

## Calling Multiple Instances

You can also call multiple instances as Ladder elements if you have defined them in the variable declaration table. To do this, select the menu command Insert $>$ Program Element. In the list box of the Ladder elements, you will find the group "Multiple Instances" under which all declared multiple instances are listed.

### 3.10 Creating Parallel Branches

Application

Guidelines

## Creating New <br> Branches

To create OR instructions in the Ladder programming language, you need to create parallel branches.

Use the following guidelines to edit parallel branches:

- Draw OR branches from left to right
- Parallel branches are opened downwards and closed upwards
- Open a parallel branch with the menu command Insert - LAD Element... - Open Branch, with function key F8 or with the corresponding button in the toolbar.
- Close a parallel branch with the menu command Insert - LAD Element... $\downarrow$ Close Branch, with function key F9 or with the corresponding button in the toolbar.
- A parallel branch is always opened in front of the selected element
- A parallel branch is always closed after the selected element
- To delete a parallel branch, delete all the elements in the branch. When the last element in the branch is deleted, the OR branch is automatically removed.

If you want to open a new branch, select the starting point of the branch below which you want to insert a new branch. You create the new branch with F8 (see Figure 3-13).

## Creating a Closed Branch

To create a closed branch, select the element in front of which you want to open a parallel branch. Open the parallel branch with F8, insert the Ladder elements and close the branch again with F9.

When you close parallel branches, the necessary empty elements are added. If necessary, the branches are arranged so that branch crossovers are avoided. If you close the branch directly from the parallel branch, the branch is closed after the next possible Ladder element.

Figure 3-13 shows an example of how to create a parallel branch using only function keys and buttons in the toolbar.


Figure 3-13 Creating Parallel Branches in a Ladder Network

Separating Closed You can separate a closed parallel branch by cutting out the intersection point Parallel Branches where the parallel branch rejoins the main branch.

### 3.11 Editing Addresses and Parameters

Uses
The Block Editor uses the character string ??:? as placeholders for addresses and parameters when you insert a Ladder instruction. All addresses and parameters must be completed correctly for an executable code section. The exceptions to this are FBs and SFBs or timer and counter boxes that do not need to have all parameters assigned. Addresses and parameters can be entered in absolute or symbolic form.

## Procedure

To edit an address or a parameter, open the corresponding text box by clicking the placeholders ??.?. When you have completed your entry its syntax is checked. If errors are found, the address or parameter is displayed in red and an error message appears in the status bar. If the syntax is correct, the next text box which has not yet been edited is opened.

Step 1.


Step 2.


Step 3.


Figure 3-14 Entering Addresses for Ladder Instructions
As you become familiar with the editing tools in Ladder, you can enter all elements in a network first, and later assign the address or a parameter, to each element.

Because they are marked in red, errors are easy to recognize. To allow you to navigate more easily to errors located outside the currently visible screen section, the Editor has two search functions: Edit - Go To... - Previous Error/Next Error which can also be activated from buttons in the toolbar.

The error search extends beyond the network. This means errors are found throughout the entire code section and not just within the network or currently visible section of the program. If you activate the status bar with the menu command View $>$ Status Bar, information about the errors will be displayed in the status bar.

You can correct errors and make changes in the overwrite mode (see Section 3.13).

### 3.12 Symbolic Addressing

Using Symbolic<br>Addressing

## Specifying <br> Symbols

## Representation

## Symbol Information Made Easy

In the Ladder programming language you can either enter absolute addresses, parameters and block names, or use symbols. Using the menu command View $>$ Symbolic Representation, you can switch between symbolic and absolute addressing.

To use shared symbols, you must enter them in the symbol table as follows:

- Open the symbol table with the menu command Options - Symbol Table.
- Using the menu command Options $\downarrow$ Edit Symbols open a dialog box in which you can define and modify individual symbols.

For further information about editing symbols, refer to the User Manual /231/.

In most cases it is not necessary to define whether a symbol is local or shared. However, in cases where confusion might arise, for example if the same symbol is being used in both the symbol table and the variable declaration table, you can distinguish between the symbols as follows:

- Symbols from the symbol table are shown between inverted commas "..".
- Symbols from the variable declaration table of the block are preceded by the hash character "\#".

You do not enter the ID with ".." or "\#" yourself. If the symbolic address is contained in the variable declaration table or in the symbol table, the ID is completed after the syntax check.

To make programming with symbolic addressing easier, you can display the absolute address and symbol comment for a symbol. You display this information with the menu command View $>$ Symbol Information. If you choose this option, a text box is displayed after each network. You cannot edit in this view. Any modifications you require must be made in the symbol table or the variable declaration table.


Figure 3-15 Symbol Information in Ladder
When you print the block, the printout is the same as the current screen followed by the corresponding instruction and symbol comments.

## Note

When you download a program to the CPU, the symbol table is not downloaded. This means that when you are editing a user program whose original is not on the programming device or PC , the original symbols are no longer available.

### 3.13 Editing in the Overwrite Mode

## Overwriting Addresses and Parameters

## Overwriting Ladder Elements

In the Block Editor you can change addresses or parameters conveniently using the overwrite mode. You toggle between insert and overwrite mode using the INSERT key. You then overwrite your entries in the text boxes for addresses or parameters.

The overwrite mode allows you to overwrite Ladder elements of the same type. All boolean logic connections and parameters are retained.

This has the advantage that you do not have to enter the addresses and parameters again. The Ladder element you want to overwrite can only be replaced by a Ladder element of the same type. For example, you can exchange a normally open contact for a normally closed contact, an R/S flipflop for an S/R flipflop or exchange one timer for another.

To overwrite an existing Ladder element, select it and switch to the overwrite mode with the INSERT key. The Ladder element is overwritten as soon as you insert another Ladder element of the same type.


Figure 3-16 Overwriting Boxes

Special Case: Splitting a Junction

If at one point in a branch one parallel branch closes and another one opens, this is called a junction. You can split a junction by selecting it at the lower or upper junction point and inserting a Ladder element. The junction is split and the Ladder element inserted.


Figure 3-17 Splitting a Junction

## Note

You can correct comments and titles in overwrite mode.

### 3.14 Entering Titles and Comments

## Overview

## Entering Block <br> Titles and Network Titles

In the code section of a logic block, you can enter information such as block and network titles, and block and network comments. These entries are optional and not essential to the program execution.

To enter a block title or network title, position the cursor on the three question marks to the right of the block name or network name (for example, network 1 : ???). A text box is then opened in which you enter the title. This can be up to 64 characters long.
$\square$
Figure 3-18 Entering Block Titles

Using the View $\downarrow$ Comment menu command, you can display or hide the gray comment field. When you double-click the comment field, a text box appears which you can use to enter comments. You have 64 Kbytes per block available for block comments and network comments.
$\square$
Figure 3-19 Entering Comments

## Note

When you download a block to the CPU, the comments are not downloaded. If you then upload a block from the CPU, whose original is not on your programming device or PC, you cannot view or edit the original comments.

## Creating Data Blocks and User-Defined Data Types

| In This Chapter | Data blocks are an important part of your user program since they contain all its data. This chapter explains how to create data blocks. <br> User-defined data types (UDTs) are not essential for programming. However, they can be real time-savers in situations where you have to write programs for similar tasks. |  |  |
| :---: | :---: | :---: | :---: |
| Chapter Overview | Section | Description | Page |
|  | 4.1 | Creating Data Blocks - Overview | 4-2 |
|  | 4.2 | Selecting a Method | 4-4 |
|  | 4.3 | Editing the Declaration Table | 4-5 |
|  | 4.4 | Editing Actual Data Values | 4-6 |
|  | 4.5 | Creating User-Defined Data Types (UDTs) | 4-8 |

### 4.1 Creating Data Blocks - Overview

Data Blocks

Types of Data Blocks

Data blocks (DBs) are used to handle data which is why they do not have a code section. Programming data blocks involves the following :

- Declaration table: The declaration table is where you specify the data structure of the data block.
- Block properties: These include extra information such as time stamp, programming language and path name, which is all entered by the system itself. You can also add information about the name, family, version and author and you can assign system attributes for blocks (see Chapter 5.

A user program can have the following data blocks:

- Shared DBs can be accessed by all logic blocks in the program. The data remains stored in the data block even when it has been closed.

If you require several shared DBs of the same data structure, you can create them with the help of a UDT. These are data blocks with an associated user-defined data type.

- Instance DBs are associated with specific function blocks and are structured according to the declaration table of the FB. You can only create an instance DB if the corresponding function block exists. They are data blocks with an associated function block.


## Methods of Creating Data Blocks

Depending on the type of data block you want to create, different methods are used.

Shared data blocks can be created as follows:

- Define the structure for a single data block. For this you must define the variables and data types in the desired order. This structure only applies to this DB.
- Define the structure for the data block with the help of a user-defined data type. In this case the UDT structure defines the data structure of the DB. A user data type can be assigned to a number of data blocks.

Create an instance data block and then:

- Assign an existing function block to the data block. In this case the declaration section of the function block defines the structure of the data block. A number of instance data blocks can be assigned to one function block.


## Note

When you change the declaration section of an FB, you have to recreate all the instance data blocks associated with it in order to ensure their compatibility. The same applies to data blocks which have been created on the basis of a UDT.


Figure 4-1 Programming Procedure for Creating Data Blocks

### 4.2 Selecting a Method

## Procedure

When you create a DB in the SIMATIC Manager or in the LAD Editor, you must select the method you want to use. You are prompted to select the method in a dialog box.


Figure 4-2 Selecting a Method and Assigning an FB/UDT
When creating a DB based on either a UDT or as an instance data block of an FB, you make your selection in the list box that displays all existing UDTs and FBs. The UDT or FB must already exist.

## How to Proceed

How you proceed from here depends on whether you are creating the DB by assigning it or by creating a single declaration.

- Since the assigned UDT or FB defines the structure of the data block, you have actually already created the new data block. The declaration table is displayed on your screen, but no further changes can be made to it.
- If you are defining the structure of a shared data block, you must now edit the declaration table, declaring the variable names and data type and, if you require, the initial value and comment (see Section 4.3).


### 4.3 Editing the Declaration Table

## Purpose of the Declaration View

## Structure of the Table in the Declaration View

When you create single shared data blocks or UDTs, you must declare their elements (variables) and their data types. For this you use the declaration table in the declaration view. When working with data blocks, you change to this view with the menu command View $>$ Declaration View.

This does not apply to data blocks assigned to a UDT or FB since the declaration is already defined by the UDT or FB.

The declaration view of a data block shows the addresses, the declaration types (only for instance DBs), the variable names (symbols), initial values and comments. Figure 4-3 shows an example:

| $\square$ DB15-<Offline> |  |  |  |  |
| ---: | :--- | :--- | :--- | :--- |
| Address | Symbol | Data Type | Initial Value | Comment |
| 0.0 |  | STRUCT |  |  |
| +0.0 | speed | INT | 100 | Maximum RPM |
| +2.0 | runtime | DINT | L\#0 |  |
| +6.0 | history | REAL | $0.000000 \mathrm{a}+000$ |  |
| +10.0 | motor_on | BOOL | FALSE |  |
| +10.1 | motor_off | BOOL | FALSE |  |
| $=12.0$ |  | END_STRUCT |  |  |

Figure 4-3 Declaring a Data Block
The columns have the same significance as those in the declaration table for logic blocks (see Section 3.3).

## Procedure

To enter a new declaration, type in the required declaration type, variable name, data type, initial value (optional) and comment (optional). You can move the cursor from one cell to the next using the TAB or RETURN keys. At the end of each row, an address is allocated to the variable.

The syntax is checked after each cell has been edited and errors are shown in red. You can continue to make your entries and correct any errors later.

## Note

Editing in the declaration view is the same as editing the variable declaration table of logic blocks (see Section 3.4). The editing and input procedures are identical and you should also proceed in the same way when entering arrays or structures.

### 4.4 Editing Actual Data Values

Initial Value Actual Value

When you create and save a data block for the first time, the declared (optional) initial value is automatically assumed as the actual value of the variable. When it accesses the data block, the user program continues to use this as the actual value, unless you explicitly specify a new actual value for the variable in the user program.
The actual values of the variables are changed by the logic blocks writing to them while the CPU program is being executed. You can display and change the actual values of variables yourself.

You must switch to the data view to display and edit actual data values in data blocks. Open a data block and use the menu command View $~$ Data View to switch to the data view.

The only difference between the data view and the declaration view of a data block is the additional column "Actual Value". In the data view, the elements of variables with a complex data type are displayed individually and with their complete symbolic name, so that each of their actual values can be displayed and edited (see Figure 4-4).

| DB17-<Offline> | Type | Initial Value | Actual Value | Comment |  |
| ---: | :--- | :--- | :--- | :--- | :--- |
| Address | Symbol | INT | 100 | 89 | Maximum RPM |
| 0.0 | motor.speed | DINT | L\#0 | L\#0 |  |
| 2.0 | motor.runtime | REAL | $0.000000 \mathrm{a}+000$ | $0.000000 \mathrm{e}+000$ |  |
| 6.0 | motor.history | BOOL | FALSE | TRUE |  |
| 10.0 | motor.motor_on | BOOL | FALSE | FALSE |  |
| 10.1 | motor.motor_off | INT | 0 | 7 |  |
| 12.0 | field[1] | INT | 0 | 4 |  |
| 14.0 | field[2] | INT | 0 | 8 |  |
| 16.0 | field[3] |  |  |  |  |

Figure 4-4 Data Block in the Data View

The displayed actual value is either the value that the variable had when you
opened the data block or the most recently modified and saved value.

## Note

If you open data blocks online, the actual value is not updated cyclically.
for

## Displayed Actual Value

## Changing and Reinitializing Actual Values

## Saving Actual

 ValuesYou can overwrite the actual values in the "Actual Value" column. The values you enter must be compatible with the data type.

Using the menu command Edit $\boldsymbol{\text { Initialize Data Block you can reinitialize }}$ the whole data block. This overwrites the actual values of the variables with the initial values which you declared in the declaration view or those which you declared in the FB or UDT.

The actual values are only activated and become valid when you save them.

- To save the actual data values that you changed offline, select the menu command File - Save or click on the "Save" button in the toolbar. Even if the data block was opened online, only the data block that exists offline will be saved.
- To download the modified data values to the CPU, select the menu command PLC $\bullet$ Download or click the button in the toolbar.


### 4.5 Creating User-Defined Data Types (UDTs)

## Overview

Procedure

Editing a Declaration Table

Figure 4-5 shows the basic procedure for creating a user data type:


Figure 4-5
Creating a User Data Type
User-defined data types are data structures that you create yourself and save as blocks. Once defined, you can use them under their absolute or symbolic block names, throughout the entire user program. You can use UDTs as follows:

- Like elementary or complex data types as the data type in the declaration of logic blocks (FCs, FBs, OBs) or in data blocks (DBs).
- As templates for creating data blocks with the same data structure.

After creating or opening a UDT in the SIMATIC Manager or the incremental editor, a declaration table is displayed in which you declare the structure of the data type.

- UDT56-<Offline>
-     - $\times$

| Address | Symbol | Data Type | Initial Value | Comment |
| ---: | :--- | :--- | :--- | :--- |
| 0.0 |  | STRUCT |  |  |
| +0.0 | speed | INT | 100 | Maximum RPM |
| +2.0 | runtime | DINT | L\#0 |  |
| +6.0 | history | REAL | $0.000000 \mathrm{e}+000$ |  |
| +10.0 | motor_on | BOOL | FALSE |  |
| +10.1 | motor_off | BOOL | FALSE |  |
| $=12.0$ |  | END_STRUCT |  |  |

Figure 4-6 Declaring a UDT
The first and the final row of the declaration view of a UDT are already allocated and display the key words STRUCT and END_STRUCT, which define the beginning and end of a UDT. These rows cannot be edited.

Initially, two empty rows are displayed to allow you to declare your variables. You must enter the variable name and data type. Initial value or comments are optional. You can create more empty rows using the menu command Insert $\boldsymbol{D}$ Declaration Row $\boldsymbol{\bullet}$ Before Selection / After Selection.

## Note

Editing this declaration table is similar to editing the declaration table of logic and data blocks

## Editing the Block Properties and Testing the Program

In This Chapter

Chapter Overview
After you have created and edited the data blocks and logic blocks, you should check and edit the block properties. They contain information that identifies the block and indicates how and when it was created. This information can be useful when debugging a program.

The Ladder Editor allows you to test a single block while it is being executed in a user program on the CPU. You can follow the signal flow within networks on the screen. This program test, known as Program Status, helps you check various processes and eliminate errors.

| Section | Description | Page |
| :--- | :--- | ---: |
| 5.1 | Editing the Block Properties | $5-2$ |
| 5.2 | Testing your Ladder Program - Overview | $5-5$ |
| 5.3 | Setting the Program Status | $5-6$ |
| 5.4 | Setting the Trigger Conditions | $5-7$ |
| 5.5 | Choosing a Test Environment and Starting/Stopping the <br> Program Status | $5-8$ |

### 5.1 Editing the Block Properties

Overview

## Procedure

The block properties contain additional information about the block. Optional data such as name, family, version and author of the block can be entered here. The properties also include other statistical data and further information, automatically entered by the system, which cannot be edited by the user (see Figure 5-1). You can also assign system attributes to the block.
The block properties provide you with important information about the block type, memory requirements and time of the last modification. This can be useful when trying to track down errors, such as insufficient memory and time stamp conflicts.

The block properties can be edited using a dialog box.

- In the SIMATIC Manager, select the block and select the menu command Edit $>$ Object Properties.
- Select File - Properties when opening a block in the Ladder Editor.


Figure 5-1 Setting the Display of the Program Status in Ladder
In the tabbed pages "General - Part 1", "General Part - 2", and "System Attributes", you can make a number of entries including the following:

## Block Name and Family

Block Release

Block Attributes

Blocks with a name and family are easier to classify. For example you could allocate some blocks to the "Closed-Loop Controller" family, showing that they are all used for programming closed-loop controllers.

When the block is called later in the code section of another Ladder block, the benefits of this information become apparent: the family and name of the block are displayed in the "Program Elements" list box when this block is selected, so that you can identify the purpose of the block more easily.

This information shows you which STEP 7 version was used to create a block. Version 1 blocks must be converted before they can be incorporated in a program of version 3. You can achieve this in the SIMATIC Manager by using the menu command File $\bullet$ Open Old Version 1 Project
Blocks created with version 1 cannot be used in conjunction with multiple instances. They must be decompiled into source files and then be compiled into version 3 blocks. For further information, refer to the User Manual /231/.

Block attributes in the "General - Part 2" tabbed page include entries such as the following:

- The attribute "DB write-protected in PLC" means that the block is write-protected. This is useful for data blocks containing constant values that must not be changed. The DB must exist as an STL source file.
- The attribute "Know How Protect" indicates a protected block and has the following effects:
- The code section cannot be viewed.
- The variable declaration table does not display the temporary and static variables.
- STL source files cannot be generated from the block.
- Block properties cannot be edited.
- The attribute "Standard block" means a protected standard Siemens block. It appears on the bottom left of the page.
- The attribute "Unlinked" only occurs with to data blocks. It indicates that the data block cannot be downloaded from the load memory to the work memory of the CPU. Data blocks in the load memory can only be accessed using SFCs which copy the content of the data blocks to the work memory. A more effective use of the work memory is achieved as it only contains relevant data during the run time.


## Note

Attributes such as block protection, write protection and unlinked can only be added to the block if it is being programmed as a source file in STL. If you have created your block in Ladder, you must change to the programming language STL using the menu command View $>$ STL. You must then convert the block into a source file before entering these attributes. Once the source files are compiled into blocks the blocks are protected according to the attributes you have selected.

Further information can be found in the STL Reference Manual /232/.

## System Attributes for Blocks

To configure the process control and process diagnostics, you can assign the following system attributes in the "System Attributes" tabbed page.

Table 5-1 System Attributes for Process Control Configuration

| Attribute | Value | When to Assign the Attribute | Permitted Block <br> Type |
| :--- | :--- | :--- | :--- |
| S7_m_c | true, false | When the block will be manipulated or <br> monitored from an operator panel. | FB, SFB |
| S7_tasklist | 'taskname1', <br> 'taskname2', etc. | When the block will be called in organization <br> blocks other than in cyclic OBs (for example in <br> error or startup OBs). | FB, SFB, FC, SFC |
| S7_block- <br> view | big, small | To specify whether the block is displayed in large <br> or small format. | FB, SFB, FC, SFC |

Table 5-2 System Attributes for Process Diagnostics

| Attribute | Value | When to Assign the Attribute | Permitted Block <br> Type |
| :--- | :--- | :--- | :--- |
| S7_pdiag | true, false | When the block will generate information <br> relevant to process diagnostics. | FB, FC, OB, DB |
| S7_pdiag_ <br> unit | true, false | When the block will generate information <br> relevant to process diagnostics and a unit of <br> measurement will be monitored. | UDT |
| S7_pdiag_ <br> motion | true, false | When the block will generate information <br> relevant to process diagnostics and a motion will <br> be monitored. | UDT |

### 5.2 Testing your Ladder Program - Overview

Test Method

Prior Conditions You can only display the program status when the following conditions are met:

- The block was saved and downloaded to the CPU without any errors.
- The CPU is in operation and the user program is running.
- You have opened the block online.

Basic Procedure Figure 5-2 shows the basic procedure for monitoring the program status:


Figure 5-2 Procedure for Testing Logic Blocks in Ladder

### 5.3 Setting the Program Status

## Procedure

Before starting the Ladder program test, you select the criteria you would like to see displayed. To do this use the menu command Options -
Customize and open the "Ladder Logic" tabbed page.


Figure 5-3 Setting the Display for the Program Status in Ladder
In this tabbed page, you now select the color and line thickness for the two possible results:

- "Status not fulfilled": the conditions along the current path have not been fulfilled. No current is flowing (dotted line).
- "Status fulfilled": the conditions along the current path have been fulfilled. Current is flowing (solid line).


### 5.4 Setting the Trigger Conditions

Background

Procedure

By setting the trigger condition you select the call environment of the block to be tested. The test will not take place unless the trigger condition is fulfilled.

The trigger conditions can be set by using the menu command Debug $>$ Call Environment.


Figure 5-4 Setting the Trigger Conditions

The three possible settings have the following meanings:

- No trigger conditions: The call environment of the block being tested is irrelevant. This means that if a block is called at various points during the program, you will not be able to distinguish which status applied to which call.
- Call path: This is the call path used for calling the block in order to trigger a status display. You can enter three block nesting levels before the tested block is reached.
- Open data blocks: In this case the call environment is defined by one or two data blocks. A status display is triggered when the block currently being tested is called in association with one of these data blocks.


### 5.5 Choosing a Test Environment and Starting/Stopping the Program Status

## Selecting a Test Environment

There are two ways of testing your program online.

- The "process" test environment tests your program online, in a working process. The status of the statements in programmed loops that are run through more than once in the scan cycle is stopped at the return jump to the start of the loop and is no longer updated while the loop is visible. This mode causes the least load on the cycle.
- In the test environment "laboratory" your program is also tested online under laboratory conditions. In this case, however, the status of statements in programmed loops that are run through more than once in the scan cycle is shown after the end of each loop. This mode can take up considerable scan time depending on the number of loop iterations and the number of tested statements.

You can select the test environment using the menu command Debug $\downarrow$ Test Environment $\boldsymbol{D}$ Laboratory/Process.

## Starting and Stopping the Program Status

The program status is started and stopped by using the command Debug Monitor. The program status is only displayed for the area currently visible in the editor.


Figure 5-5 Program Status in Ladder (Example)

## Checking the Scan Time

Activating the test mode increases the scan time. If the set scan time is exceeded, the CPU switches to STOP unless you have programmed OB80.

You can display and check the currently set scan time using the menu command PLC $>$ Module Information. If necessary, you can change the maximum scan time in the CPU properties for test purposes when assigning hardware parameters.

## Part 2: <br> Language Description

Configuration and
Elements of Ladder Logic

Addressing

Bit Logic Instructions

Timer Instructions

Counter Instructions

Integer Math Instructions

Floating-Point Math Instructions

Comparison Instructions
Transfer and
Conversion Instructions

Word Logic Instructions

Shift and Rotate Instructions

Data Block Instructions

Jump Instructions

Status Bit Instructions

Program Control Instructions

# Configuration and Elements of Ladder Logic 

| Section | Description | Page |
| :--- | :--- | ---: |
|  | Chapter Overview | Elements and Box Structure |
| 6.2 | Boolean Logic and Truth Tables | $6-2$ |
| 6.3 | Significance of the CPU Registers in Instructions | $6-12$ |

### 6.1 Elements and Boxes

## Ladder Instructions

## Instructions as Elements

Ladder instructions consist of elements and boxes which are connected graphically to form networks. The elements and boxes can be classified into the following groups:

STEP 7 represents some ladder logic instructions as individual elements that need no address or parameters (see Table 6-1).

Table 6-1 Ladder Logic Instruction as Elements without Addresses or Parameters

| Element | Name | Section in This Manual |
| :---: | :---: | :---: |
| $-\mathrm{NOT} \mid$ | Invert Power Flow | 8.6 |

STEP 7 represents some ladder logic instructions as individual elements for which you need to enter an address (see Table 6-2). For more information on addressing, see Chapter 7

Table 6-2 Ladder Logic Instruction as an Element with an Addres

| Element | Name | Section in This Manual |
| :---: | :---: | :---: |
| <Address> |  |  |
| $\square$ | Normally Open Contact | 8.2 |

STEP 7 represents some ladder logic instructions as individual elements for which you need to enter an address and a value (such as a time or count value, see Table 6-3).
For more information on addressing, see Chapter 7

Table 6-3 Ladder Logic Instruction as an Element with an Address and Value

| Element | Name | Section in This Manual |
| :---: | :---: | :---: |
| <Address> <br> (SS)- <br> Value | Retentive On-Delay Timer <br> Coil | 8.16 |

Instructions as Elements with Address and Value

## Instructions as Elements with Address

## Instructions as Boxes with Parameters

## Enable In and <br> Enable Out Parameters

STEP 7 represents some ladder logic instructions as boxes with lines indicating inputs and outputs (see Table 6-4). The inputs are on the left side of the box; the outputs are on the right side of the box. You fill in the input parameters. For the output parameters, you fill in locations where the STEP 7 software can place output information for you. You must use the specific notation of the individual data types for the parameters.

The principle of the enable in (EN) and enable out (ENO) parameters is explained below. For more information on input and output parameters, see the description of each instruction in this manual.

Table 6-4 Ladder Logic Instruction as Box with Inputs and Outputs

| Box | Name | Section in This Manual |
| :---: | :---: | :---: |
| DIV_R |  |  |
| $-\begin{array}{ll} \text { EN } & \text { ENO } \\ \text { IN1 } & \\ \text { IN2 } & \text { OUT } \end{array}$ | Divide Real | 12.5 |

Passing power to (activating) the enable input (EN) of a ladder logic box causes the box to carry out a specific function. If the box is able to execute its function without error, the enable output (ENO) passes power along the circuit. The ladder logic box parameters EN and ENO are of data type BOOL and can be in memory area I, Q, M, D, or L (see Tables 6-5 and 6-6).

EN and ENO function according to the following principles:

- If EN is not activated (that is, if it has a signal state of 0), the box does not carry out its function and ENO is not activated (that is, it also has a signal state of 0 ).
- If EN is activated (that is, if it has a signal state of 1 ) and the box to which EN belongs executes its function without error, ENO is also activated (that is, it also has a signal state of 1).
- If EN is activated (that is, if it has a signal state of 1) and an error occurs while the box to which EN belongs is executing its function, ENO is not activated (that is, its signal state is 0 ).


## Restrictions for <br> Boxes and Inline Coils

## Memory Areas and Their Functions

You cannot place a box or an inline coil in a ladder logic rung which does not start at the left power rail. The Compare instructions are an exception.

Most of the addresses in LAD relate to memory areas. The following table shows the types and their functions.

Table 6-5 Memory Areas and Their Functions

| Name of Area | Function of Area | Access to Area <br> via Units of the following size: | Abbrev. |
| :---: | :---: | :---: | :---: |
| Process-image input | At the beginning of the scan cycle, the operating system reads the inputs from the process and records the values in this area. The program can use these values in its cyclic processing. | Input bit <br> Input byte <br> Input word <br> Input double word | $\begin{array}{\|l\|} \hline \mathrm{I} \\ \text { IB } \\ \text { IW } \\ \text { ID } \end{array}$ |
| Process-image output | During the scan cycle, the program calculates output values and places them in this area. At the end of the scan cycle, the operating system reads the calculated output values from this area and sends them to the process outputs. | Output bit <br> Output byte <br> Output word <br> Output double word | $\begin{array}{\|l\|} \hline \mathrm{Q} \\ \mathrm{QB} \\ \mathrm{QW} \\ \mathrm{QD} \end{array}$ |
| Bit memory | This area provides storage for interim results calculated in the program. | Memory bit <br> Memory byte <br> Memory word <br> Memory double word | $\begin{array}{\|l\|} \hline \mathrm{M} \\ \mathrm{MB} \\ \mathrm{MW} \\ \mathrm{MD} \end{array}$ |
| I/O: external input <br> I/O: external output | This area enables your program to have direct access to input and output modules (that is, peripheral inputs and outputs). | Peripheral input byte <br> Peripheral input word <br> Peripheral input double word <br> Peripheral output byte <br> Peripheral output word <br> Peripheral output double word | PIB <br> PIW <br> PID <br> PQB <br> PQW <br> PQD |
| Timer | Timers are function elements of Ladder programming. This area provides storage for timer cells. In this area, clock timing accesses time cells to update them by decrementing the time value. Timer instructions access time cells here. | Timer (T) | T |
| Counter | Counters are function elements of Ladder programming. This area provides storage for counters. Counter instructions access them here. | Counter (C) | C |
| Data block | This area contains data that can be accessed from any block. If you need to have two different data blocks open at the same time, you can open one with the statement "OPN DB" and one with the statement "OPN DI". The notation of the addresses, e.g. L DBWi and L DIWi, determines the data block to be accessed. <br> While you can use the "OPN DI" statement to open any data block, the principal use of this statement is to open instance data blocks that are associated with function blocks (FBs) and system function blocks (SFBs). For more information on FBs and SFBs, see the STEP 7 Program Design Manual /234/ and the STEP 7 User Manual /231/. | Data block opened with the statement "OPN DB": <br> Data bit <br> Data byte <br> Data word <br> Data double word <br> Data block opened with the statement "OPN DI": <br> Data bit <br> Data byte <br> Data word <br> Data double word | DBX <br> DBB <br> DBW <br> DBD <br> DIX <br> DIB <br> DIW <br> DID |
| Local data | This area contains temporary data that is used within a logic block (FB, or FC). These data are also called dynamic local data. They serve as an intermediate buffer. When the logic block is finished, these data are lost. The data are contained in the local data stack (L stack). | Temporary local data bit Temporary local data byte Temporary local data word Temporary local data double word | L LB <br> LW <br> LD |

Table 6-6 lists the maximum address ranges for various memory areas. For the address range possible with your CPU, refer to the appropriate S7-300 CPU manual.

Table 6-6 Memory Areas and Their Address Ranges

| Name of Area | Access to Area via Units of the Following Size: | Abbrev. | Maximum Address Range |
| :---: | :---: | :---: | :---: |
| Process-image input | Input bit <br> Input byte <br> Input word <br> Input double word | $\begin{array}{\|l\|} \hline \text { I } \\ \text { IB } \\ \text { IW } \\ \text { ID } \end{array}$ | $\begin{aligned} & \hline 0.0 \text { to } 65,535.7 \\ & 0 \text { to } 65,535 \\ & 0 \text { to } 65,534 \\ & 0 \text { to } 65,532 \end{aligned}$ |
| Process-image output | Output bit <br> Output byte <br> Output word <br> Output double word | Q <br> QB <br> QW <br> QD | $\begin{array}{\|l\|} \hline 0.0 \text { to } 65,535.7 \\ 0 \text { to } 65,535 \\ 0 \text { to } 65,534 \\ 0 \text { to } 65,532 \end{array}$ |
| Bit memory | Memory bit <br> Memory byte <br> Memory word <br> Memory double word | $\begin{aligned} & \hline \mathrm{M} \\ & \mathrm{MB} \\ & \mathrm{MW} \\ & \mathrm{MD} \end{aligned}$ | $\begin{aligned} & \hline 0.0 \text { to } 255.7 \\ & 0 \text { to } 255 \\ & 0 \text { to } 254 \\ & 0 \text { to } 252 \end{aligned}$ |
| Peripheral I/O: <br> External input <br> Peripheral I/O: <br> External output | Peripheral input byte <br> Peripheral input word <br> Peripheral input double word <br> Peripheral output byte <br> Peripheral output word <br> Peripheral output double word | PIB PIW PID <br> PQB <br> PQW <br> PQD | 0 to 65,535 0 to 65,534 0 to 65,532 0 to 65,535 0 to 65,534 0 to 65,532 |
| Timer | Timer (T) | T | 0 to 255 |
| Counter | Counter (C) | C | 0 to 255 |
| Data block | Data block opened with the statement DB $-(\mathrm{OPN})$ <br> Data bit <br> Data byte <br> Data word <br> Data double word <br> Data block opened with the statement DI —(OPN) <br> Data bit <br> Data byte <br> Data word <br> Data double word | $\begin{aligned} & \text { DBX } \\ & \text { DBB } \\ & \text { DBW } \\ & \text { DBD } \\ & \\ & \\ & \text { DIX } \\ & \text { DIB } \\ & \text { DIW } \\ & \text { DID } \end{aligned}$ | $\begin{aligned} & 0.0 \text { to } 65,535.7 \\ & 0 \text { to } 65,535 \\ & 0 \text { to } 65,534 \\ & 0 \text { to } 65,532 \\ & \\ & 0.0 \text { to } 65,535.7 \\ & 0 \text { to } 65,535 \\ & 0 \text { to } 65,534 \\ & 0 \text { to } 65,532 \end{aligned}$ |
| Local data | Temporary local data bit <br> Temporary local data byte <br> Temporary local data word <br> Temporary local data double word | $\begin{array}{\|l} \hline \mathrm{L} \\ \mathrm{LB} \\ \mathrm{LW} \\ \mathrm{LD} \end{array}$ | $\begin{array}{\|l\|} \hline 0.0 \text { to } 65,535.7 \\ 0 \text { to } 65,535 \\ 0 \text { to } 65,534 \\ 0 \text { to } 65,532 \end{array}$ |

### 6.2 Boolean Logic and Truth Tables

Power Flow<br>Normally Open Contact

A ladder logic program tracks power flow between power rails as it passes through various inputs, outputs, and other elements and boxes. Many Ladder instructions work according to the principles of Boolean logic.

Each of the Boolean logic instructions checks the signal state of an electrical contact for 0 (not activated, off) or 1 (activated, on) and produces a result based on the findings. The instruction then either stores this result or uses it to perform a Boolean logic operation. The result of the logic operation is called the RLO. The principles of Boolean logic are demonstrated here on the basis of normally open and normally closed contacts.

Figure 6-1 shows two conditions of a relay logic circuit with one contact between a power rail and a coil. The normal state of this contact is open. If the contact is not activated, it remains open. The signal state of the open contact is 0 (not activated). If the contact remains open, the power from the power rail cannot energize the coil at the end of the circuit. If the contact is activated (signal state of the contact is 1 ), power will flow to the coil.

The circuit on the left in Figure 6-1 shows a normally open control relay contact as it is sometimes represented in relay logic diagrams. For the purpose of this example, the circuit on the right indicates that the contact has been activated and is therefore closed.


Figure 6-1 Relay Logic Circuit with Normally Open Control Relay Contact

You can use a Normally Open Contact instruction (see Section 8.2 to check the signal state of a normally open control relay contact. By checking the signal state, the instruction determines whether power can flow across the contact or not. If power can flow, the instruction produces a result of 1 ; if power cannot flow, the instruction produces a result of 0 (see Table 6-7). The instruction can either store this result or use it to perform a Boolean logic operation.

## Normally Closed Contact

Figure 6-2 shows two representations of a relay logic circuit with one contact between a power rail and a coil. The normal state of this contact is closed. If the contact is not activated, it remains closed. The signal state of the closed contact is 0 (not activated). If the contact remains closed, power from the power rail can cross the contact to energize the coil at the end of the circuit. Activating the contact (signal state of the contact is 1 ) opens the contact, interrupting the flow of power to the coil.

The circuit on the left in Figure 6-2 shows a normally closed control relay contact as it is sometimes represented in relay logic diagrams. For the purpose of this example, the circuit on the right indicates that the contact has been activated and is therefore open.


Figure 6-2 Relay Logic Circuit with Normally Closed Control Relay Contact
You can use a Normally Closed Contact instruction (see Section 8.3) to check the signal state of a normally closed control relay contact. By checking the signal state, the instruction determines whether power can flow across the contact or not. If power can flow, the instruction produces a result of 1 ; if power cannot flow, the instruction produces a result of 0 (see Table 6-7). The instruction can either store this result or use it to perform a Boolean logic operation.

Table 6-7 Result of Signal State Check by Normally Open and Normally Closed Contact

| Instruction | Result if Signal State of Contact is 1 (Contact Is Activated) | Result if Signal State of Contact Is 0 (Contact Is Not Activated) |
| :---: | :---: | :---: |
| $\longrightarrow \vdash$ | 1 (Available power can flow because the normally open contact is closed.) | 0 (Available power cannot flow because the normally open contact is open.) |
| HK | 0 (Available power cannot flow because the normally closed contact is opened.) | 1 (Available power can flow because the normally closed contact is closed.) |

## Programming Contacts in Series

Figure 6-3 shows a logic string of Ladder instructions that represents two normally open contacts connected in series to a coil. The contacts are labelled "I" for "input" and the coil is labelled "Q" for "output." Activating a normally open contact closes the contact. When both contacts in the logic string are activated (that is, closed), power can flow from the power rail across each contact to energize the coil at the end of the circuit. That is, when both contact I 1.0 and I 1.1 are activated, power can flow to the coil.

In Diagram 1, both contacts are activated. Activating a normally open contact closes the contact. Power can flow from the power rail across each closed contact to energize the coil at the end of the circuit.

In Diagrams 2 and 3, because one of the two contacts is not activated, power cannot flow all the way to the coil. The coil is not energized.

In Diagram 4, neither contact is activated. Both contacts remain open. Power cannot flow to the coil. The coil is not energized.


Figure 6-3 Using Normally Open Contact to Program Contacts in a Series

## Using Normally Open Contact in Series

Figure 6-3 shows a ladder logic diagram that you can use to program two normally open contacts connected in series to a coil. The first Normally Open Contact instruction in the logic string checks the signal state of the first contact in the series (input I 1.0) and produces a result based on the findings (see Table 6-7). This result can be 1 or 0 . A result of 1 means that the contact is closed and any available power could flow across the contact; a result of 0 means that the contact is open, interrupting the flow of any power available at the contact. The first Normally Open Contact instruction copies this 1 or 0 to a memory bit in the status word of the programmable logic controller. This bit is called the "result of logic operation" (RLO) bit.

The second Normally Open Contact instruction in the logic string checks the signal state of the second contact in the series (I 1.1) and produces a result based on the findings (see Table 6-7). This result can be 1 or 0 , depending on whether the contact is closed or open. At this point, the second Normally Open Contact instruction performs a Boolean logic combination. The instruction takes the result it produced upon checking the signal state of the second contact and combines this result with the value stored in the RLO bit. The result of this combination (either 1 or 0 ) is stored in the RLO bit of the status word, replacing the old value stored there. The Output Coil instruction (see Section 8.4) assigns this new value to the coil (output Q 4.0).

The possible results of such a logic combination can be shown in a "truth table." In such a logic combination, 1 represents "true" and 0 represents "false." The possible Boolean logic combinations and their results are summed up in Table 6-8, where "contact is closed" and "power can flow" correspond to "true" and "contact is open" and "power cannot flow" correspond to "false" (see Figure 6-3 for the contacts).

Table 6-8 Truth Table: And

| If the result produced by <br> checking the signal state <br> of contact I 1.0 is | and the result produced <br> by checking the signal <br> state of contact I 1.1 is | the result of the logic <br> operation shown in <br> Figure 6-3 is |
| :---: | :---: | :---: | :--- |
| 1 (contact is closed) | 1 (contact is closed) | 1 (power can flow) |
| 0 (contact is open) | 1 (contact is closed) | 0 (power cannot flow) |
| 1 (contact is closed) | 0 (contact is open) | $0 \quad$ (power cannot flow) |
| 0 (contact is open) | 0 (contact is open) | 0 (power cannot flow) |

## Programming Contacts in Parallel

Figure 6-4 shows a logic string of Ladder instructions that represent two normally open contacts connected in parallel to a coil. The contacts are labelled "I" for "input" and the coil is labelled "Q" for "output." Activating a normally open contact closes the contact. When either one contact in the logic string (I 1.1) or the other contact in the logic string (I 1.0) is activated (that is, closed), power can flow from the power rail to energize the coil (Q 4.0) at the end of the circuit. If both contacts in the logic string are activated, power can flow from the power rail to energize the coil.

In Diagrams 1 and 2, one contact is activated and the other is not. Activating a normally open contact closes the contact. Power can flow from the power rail across the closed contact and continue to the coil at the end of the circuit. Because the two contacts are connected in parallel, only one of the two contacts need be closed for the power flow to continue to the coil at the end of the circuit to energize the coil.

In Diagram 3, both contacts are activated, enabling the power to flow across the two closed contacts to the end of the circuit to energize the coil.
In Diagram 4, neither contact is activated. Both contacts remain open. Power cannot flow to the coil. The coil is not energized.


Figure 6-4 Using Normally Open Contact to Program Contacts in Parallel

## Using Normally Open Contact in Parallel

Figure 6-4 shows a ladder logic diagram that you can use to program two normally open contacts connected in parallel to a coil. The first Normally Open Contact instruction in the logic string checks the signal state of the first contact (input I 1.0) and produces a result based on the findings (see Table 6-7). This result can be 1 or 0 . A result of 1 means that the contact is closed and any available power could flow across the contact; a result of 0 means that the contact is open, interrupting the flow of any power available at the contact. The first Normally Open Contact instruction copies this 1 or 0 to a memory bit in the status word of the programmable logic controller. This bit is called the "result of logic operation" (RLO) bit.

The second Normally Open Contact instruction in the logic string checks the signal state of the second contact (I 1.1) and produces a result based on the findings (see Table 6-7). This result can be 1 or 0 , depending on whether the contact is closed or open. At this point, the second Normally Open Contact instruction performs a Boolean logic combination. The instruction takes the result it produced upon checking the signal state of the second contact and combines this result with the value stored in the RLO bit. The result of this combination (either 1 or 0 ) is stored in the RLO bit of the status word, replacing the old value stored there. The Output Coil instruction (see Section 8.4) assigns this new value to the coil (output Q 4.0).

The possible results of such a logic combination can be shown in a "truth table." In such a logic combination, 1 represents "true" and 0 represents "false." The possible Boolean logic combinations and their results are summed up in Table 6-9, where "contact is closed" and "power can flow" correspond to "true" and "contact is open" and "power cannot flow" correspond to "false" (see Figure 6-4 for the contacts).

Table 6-9 Truth Table: Or

| If the result produced by <br> checking the signal state <br> of contact I 1.0 is | and the result produced <br> by checking the signal <br> state of contact I 1.1 is | the result of the logic <br> operation shown in <br> Figure 6-4 is |
| :---: | :---: | :--- | :--- |
| 1 (contact is closed) | $0 \quad$ (contact is open) | 1 (power can flow) |
| 0 (contact is open) | 1 (contact is closed) | 1 (power can flow) |
| 1 (contact is closed) | 1 (contact is closed) | 1 (power can flow) |
| 0 (contact is open) | 0 (contact is open) | $0 \quad$ (power cannot flow) |

### 6.3 Significance of the CPU Registers in Instructions

Explanation Registers help the CPU perform logic, math, shift, or conversion operations. These registers are described below.

Accumulators
The two 32-bit accumulators are general purpose registers that you use to process bytes, words, and double-words.

| 31 | 3 | 16 | 15 | 87 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| High byte | Low byte |  | High byte | Low byte |  |
|  |  | mu | or 2) |  |  |

Figure 6-5 Areas of an Accumulator

## Status Word

The status word contains bits that you can reference in the address of bit logic instructions. The sections that follow the figure explain the significance of bits 0 through 8 .

| 25 ... | ... $2^{9}$ | $2^{8}$ | $2^{7}$ | $2^{6}$ | $2^{5}$ | $2^{4}$ | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | BR | CC 1 | CC 0 | OV | OS | OR | STA | RLO | FC |

Figure 6-6 Structure of the Status Word

Changing of the
Bits in the Status Word

| Value |  |
| :---: | :--- |
| 0 | Sets the signal state to 0 |
| 1 | Sets the signal state to 1 |
| x | Changes the state |
| - | State remains unchanged |

## First Check

## Result of Logic

 OperationBit 0 of the status word is called the first-check bit ( $\overline{\mathrm{FC}}$ bit, see Figure 6-6). At the start of a ladder logic network, the signal state of the $\overline{\mathrm{FC}}$ bit is always 0 , unless the previous network ended with - (SAVE). (The bar over the FC indicates that it is negated, that is, always 0 at the beginning of a ladder logic network.)
Each logic instruction checks the signal state of the $\overline{\mathrm{FC}}$ bit as well as the signal state of the contact that the instruction addresses. The signal state of the $\overline{\mathrm{FC}}$ bit determines the sequence of a logic string. If the $\overline{\mathrm{FC}}$ bit is 0 (at the start of a ladder logic network), the instruction stores the result in the result of logic operation bit of the status word and sets the $\overline{\mathrm{FC}}$ bit to 1 . The checking process is called a first check. The 1 or 0 that is stored in the RLO bit after the first check is then referred to as the result of first check.

If the signal state of the $\overline{\mathrm{FC}}$ bit is 1 , an operation then links the result of its signal state check with the RLO formed at the addressed contact since the first check, and stores the result in the RLO bit.

A rung of ladder logic instructions (logic string) always ends with an output instruction (Set Coil, Reset Coil, or Output Coil) or a jump instruction related to the result of logic operation. Such an output instruction resets the $\overline{\mathrm{FC}}$ bit to 0 .

Bit 1 of the status word is called the result of logic operation bit (RLO bit, see Figure 6-6). This bit stores the result of a string of bit logic instructions or math comparisons. The signal state changes of the RLO bit can provide information related to power flow.

For example, the first instruction in a network of ladder logic checks the signal state of a contact and produces a result of 1 or 0 . The instruction stores the result of this signal state check in the RLO bit. The second instruction in a rung of bit logic instructions also checks the signal state of a contact and produces a result. Then the instruction combines this result with the value stored in the RLO bit of the status word according to the principles of Boolean logic (see First Check above and Chapter 8). The result of this logic operation is stored in the RLO bit of the status word, replacing the former value in the RLO bit. Each subsequent instruction in the rung performs a logic operation on two values: the result produced when the instruction checks the contact, and the current RLO.

You can, for example, use a Boolean bit logic instruction on a first check to assign the state of the contents of a Boolean bit memory location to the RLO or trigger a jump.

Status Bit

OR Bit

## Overflow Bit

## Stored Overflow Bit

Bit 2 of the status word is called the status bit (STA bit, see Figure 6-6). The status bit stores the value of a bit that is referenced. The status of a bit instruction that has read access to the memory (Normally Open Contact, Normally Closed Contact) is always the same as the value of the bit that this instruction checks (the bit on which it performs its logic operation). The status of a bit instruction that has write access to the memory (Set Coil, Reset Coil, or Output Coil) is the same as the value of the bit to which the instruction writes or, if no writing takes place, the same as the value of the bit that the instruction references. The status bit has no significance for bit instructions that do not access the memory. Such instructions set the status bit to $1(\mathrm{STA}=1)$. The status bit is not checked by an instruction. It is interpreted during program test (program status) only.

Bit 3 of the status word is called the OR bit (see Figure 6-6). The OR bit is needed if you use Contact instructions to perform logical Or operations with an And function. Logical Or operations correspond to arranging contacts in parallel. The And function corresponds to arranging contacts in series (see Section 6.2. An And function may contain the following instructions: Normally Open Contact and Normally Closed Contact. The OR bit shows these instructions that a previously executed And function has supplied the value 1 and thus forestalls the result of the logical Or operation. Any other bit-processing command resets the OR bit.

Bit 5 of the status word is called the overflow bit (OV bit, see Figure 6-6). The OV bit indicates a fault. It is set by a math instruction or a floating-point compare instruction after a fault occurs (overflow, illegal operation, illegal number). The bit is set or reset in accordance with the result of the math or comparison operation (fault).

Bit 4 of the status word is called the stored overflow bit (OS bit, see Figure 6-6). The OS bit is set together with the OV bit if an error occurs. Because the OS bit remains set after the error has been eliminated (unlike the OV bit), it indicates whether or not a error occurred in one of the previously executed instructions. The following commands reset the OS bit: JOS (jump after stored overflow, STL programming), the block call commands, and the block end commands.

## Condition Code 1 and Condition Code 0

Bits 7 and 6 of the status word are called condition code 1 and condition code 0 (CC 1 and CC 0, see Figure 6-6). CC 1 and CC 0 provide information on the following results or bits:

- Result of a math operation
- Result of a comparison
- Result of a digital operation
- Bits that have been shifted out by a shift or rotate command

Tables 6-10 through 6-15 list the significance of CC 1 and CC 0 after your program executes certain instructions.

Table 6-10 CC 1 and CC 0 after Math Instructions, without Overflow

| CC $\mathbf{1}$ | CC 0 | Explanation |
| :---: | :---: | :---: |
| 0 | 0 | Result $=0$ |
| 0 | 1 | Result $<0$ |
| 1 | 0 | Result $>0$ |

Table 6-11 CC 1 and CC 0 after Integer Math Instructions, with Overflow

| CC 1 | CC 0 | Explanation |
| :---: | :---: | :--- |
| 0 | 0 | Negative range overflow in Add Integer and Add Double Integer |
| 0 | 1 | Negative range overflow in Multiply Integer and Multiply <br> Double Integer <br> Positive range overflow in Add Integer, Subtract Integer, Add <br> Double Integer, Subtract Double Integer, Twos Complement <br> Integer, and Twos Complement Double Integer |
| 1 | 0 | Positive range overflow in Multiply Integer and Multiply Double <br> Integer, Divide Integer, and Divide Double Integer <br> Negative range overflow in Add Integer, Subtract Integer, Add <br> Double Integer, and Subtract Double Integer |
| 1 | 1 | Division by 0 in Divide Integer, Divide Double Integer, and <br> Return Fraction Double Integer |

Table 6-12 CC 1 and CC 0 after Floating-Point Math Instructions, with Overflow

| CC 1 | CC 0 |  |
| :---: | :---: | :--- |
| 0 | 0 | Gradual underflow |
| 0 | 1 | Negative range overflow |
| 1 | 0 | Positive range overflow |
| 1 | 1 | Illegal operation |

Table 6-13 CC 1 and CC 0 after Comparison Instructions

| CC 1 | CC 0 |  |
| :---: | :---: | :--- |
| 0 | 0 | IN2 $=$ IN1 |
| 0 | 1 | IN2 $<$ IN1 |
| 1 | 0 | IN2 $>$ IN1 |
| 1 | 1 | IN1 or IN2 is an illegal floating-point number |

Table 6-14 CC 1 and CC 0 after Shift and Rotate Instructions

| CC $\mathbf{1}$ | CC $\mathbf{0}$ | Explanation |
| :---: | :---: | :---: |
| 0 | 0 | Bit shifted out last $=0$ |
| 1 | 0 | Bit shifted out last $=1$ |

Table 6-15 CC 1 and CC 0 after Word Logic Instructions

| CC $\mathbf{1}$ | CC 0 | Explanation |
| :---: | :---: | :---: |
| 0 | 0 | Result $=0$ |
| 1 | 0 | Result $<>0$ |

## Binary Result Bit

Bit 8 of the status word is called the binary result bit (BR bit, see Figure 6-6). The BR bit forms a link between the processing of bits and words. This bit enables your program to interpret the result of a word operation as a binary result and to integrate this result in a binary logic chain. Viewed from this angle, the BR represents a machine-internal memory marker into which the RLO is saved prior to an RLO-changing word operation, so that it is still available for the continuation of the interrupted bit chain after the operation has been carried out.

For example, the BR bit makes it possible for you to write a function block (FB) or a function (FC) in statement list (STL) and then call the FB or FC from ladder logic (LAD).

When writing a function block or function that you want to call from Ladder, no matter whether you write the FB or FC in STL or LAD, you are responsible for managing the BR bit. The BR bit corresponds to the enable output (ENO) of a Ladder box. You should use the SAVE instruction (in STL) or the or the - (SAVE) coil (in LAD) to store an RLO in the BR bit according to the following criteria:

- Store an RLO of 1 in the BR bit for a case where the FB or FC is executed without error.
- Store an RLO of 0 in the BR bit for a case where the FB or FC is executed with error

You should program these instructions at the end of the FB or FC so that these are the last instructions that are executed in the block.

## Warning

Possible unintentional resetting of the BR bit to 0 .
When writing FBs and FCs in Ladder, if you fail to manage the BR bit as described above, one FB or FC may overwrite the BR bit of another FB or FC.

To avoid this problem, store the RLO at the end of each FB or FC as described above.

The enable input (EN) and enable output (ENO) parameters of a ladder logic box function according to the following principles:

- If EN is not activated (that is, if it has a signal state of 0 ), the box does not carry out its function and ENO is not activated (that is, it also has a signal state of 0 ).
- If EN is activated (that is, if it has a signal state of 1) and the box to which EN belongs executes its function without error, ENO is also activated (that is, it also has a signal state of 1 ).
- If EN is activated (that is, if it has a signal state of 1) and an error occurs while the box to which EN belongs is executing its function, ENO is not activated (that is, its signal state is 0 ).

When you call a system function block (SFB) or a system function (SFC) in your program, the SFB or SFC indicates whether the CPU was able to execute the function with or without errors by providing the following information in the binary result bit:

- If an error occurred during execution, the BR bit is 0 .
- If the function was executed with no error, the BR bit is 1 .


## Addressing

## Chapter Overview

| Section | Description | Page |
| :--- | :--- | ---: |
| 7.1 | Overview | $7-2$ |
| 7.2 | Types of Addresses | $7-4$ |

### 7.1 Overview

## What Is Addressing?

## Immediate and Direct Addressing

Many ladder logic instructions work together with one or more addresses (operands). This address indicates a constant or a place where the instruction finds a variable on which to perform a logic operation. This place can be a bit, a byte, a word or a double word of the address.

Possible addresses are, e.g.:

- A constant, the value of a timer or counter, or an ASCII character string
- A bit in the status word of the programmable logic controller
- A data block and a location within the data block area

The following types of addressing are available:

- Immediate addressing (enter a constant as the address)
- Direct addressing (enter a variable as the address)

Figure 7-1 shows an example of immediate and direct addressing. The function of the box is to compare two input parameters (in this case, two 16 -bit integers) to see if the first input is less than or equal to the second. The constant 50 is entered as input parameter IN1 Memory word MW200, a location in memory, is entered as input parameter IN2.

Because the constant 50 in the example is the actual value with which IN1 of the box is to work, 50 is considered an immediate address of the instruction box. Because MW200 points to a location in memory where there is another value with which IN2 of the box is to work, MW200 is considered a direct address. MW200 is a location, not the actual value itself.


Figure 7-1 Immediate and Direct Addressing

Table 7-1 Constant Formats for Immediate Addressing Using Addresses of Elementary Data Types

| Type and Description | Size in Bits | Format Options | Range and Number Notation (Lowest Value to Highest Value) | Example |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \begin{array}{l} \text { BOOL } \\ \text { (Bit) } \end{array} \end{aligned}$ | 1 | Boolean Text | TRUE/FALSE | TRUE |
| BYTE <br> (Byte) | 8 | Hexadecimal | B\#16\#0 to B\#16\#FF | B\#16\#10 byte\#16\#10 |
| WORD (Word) | 16 | Binary <br> Hexadecimal <br> BCD <br> Unsigned decimal | 2\#0 to 2\#1111_1111_1111_1111 W\#16\#0 to W\#16\#FFFF C\#0 to C\#999 B\#(0,0) to B\#(255,255) | $\begin{aligned} & \hline \text { 2\#0001_0000_0000_0000 } \\ & \text { W\#16\#1000 } \\ & \text { word16\#1000 } \\ & \text { C\#998 } \\ & \text { B\#(10,20) } \\ & \text { byte\#(10,20) } \end{aligned}$ |
| DWORD (Double word) | 32 | Binary <br> Hexadecimal Unsigned decimal | 2\#0 to 2\#1111_1111_1111_1111_- 1111_1111_1111_1111 DW\#16\#0000_0000 to DW\#16\#FFFF_FFFF B\#(0,0,0,0) to B\#(255,255,255,255) | $\begin{aligned} & \text { 2\#1000_0001_0001_1000_ } \\ & \text { 1011_1011_0111_1111 } \\ & \text { DW\#16\#00A2_1234 } \\ & \text { dword\#16\#00A2_1234 } \\ & \text { B\#(1,14,100,120) } \\ & \text { byte\#(1,14,100,120) } \end{aligned}$ |
| INT <br> (Integer) | 16 | Signed decimal | -32768 to 32767 | 1 |
| DINT (Double integer) | 32 | Signed decimal | L\#-2147483648 to L\#2147483647 | L\#1 |
| REAL (Floating point) | 32 | IEEE <br> floating point | Upper limit: $\pm 3.402823 \mathrm{e}+38$ Lower limit: $\pm 1.175495 \mathrm{e}-38$ (see also Table C-5) | $1.234567 \mathrm{e}+13$ |
| S5TIME <br> (SIMATIC <br> time) | 16 | S5 Time in $10-\mathrm{ms}$ units (as default value) | S5T\#0H_0M_0S_10MS to S5T\#2H_46M_30S_0MS and S5T\#0H_0M_0S_0MS | S5T\#0H_1M_0S_0MS S5TIME\#0H_1M_0S_0MS |
| TIME (IEC time) | 32 | IEC time in 1-ms units, signed integer | $\begin{aligned} & \text { T\#-24D_20H_31M_23S_648MS } \\ & \text { to } \\ & \text { T\#24D_20H_31M_23S_647MS } \end{aligned}$ | T\#0D_1H_1M_0S_0MS <br> TIME\#0D_1H_1M_0S_0MS |
| DATE <br> (IEC date) | 16 | IEC date in 1-day units | D\#1990-1-1 to <br> D\#2168-12-31 | D\#1994-3-15 <br> DATE\#1994-3-15 |
| $\begin{aligned} & \text { TIME_OF_ } \\ & \text { DAY } \\ & \text { (Time of } \\ & \text { day) } \end{aligned}$ | 32 | Time of day in 1-ms units | $\begin{aligned} & \hline \text { TOD\#0:0:0.0 to } \\ & \text { TOD\#23:59:59.999 } \end{aligned}$ | $\begin{aligned} & \text { TOD\#1:10:3.3 } \\ & \text { TIME_OF_DAY\#1:10:3.3 } \end{aligned}$ |
| CHAR <br> (Character) | 8 | Character | ' A ,', $\mathrm{B}^{\prime}$, and so on | 'E' |

### 7.2 Types of Addresses

## Possible Addresses

An address of a ladder logic instruction can indicate any of the following items:

- A bit whose signal state is to be checked
- A bit to which the signal state of the logic string is assigned
- A bit to which the result of logic operation (RLO) is assigned
- A bit that is to be set or reset
- A number that indicates a counter that is to be incremented or decremented
- A number that indicates a timer to be used
- An edge memory bit that stores the previous result of logic operation (RLO)
- An edge memory bit that stores the previous signal state of another address
- A byte, word, or double word that contains a value with which the ladder element or box is to work.
- The number of a data block (DB or DI) that is to be opened or created
- The number of a function (FC), system function (SFC), function block (FB), or system function block (SFB) that is to be called
- A label that is to be jumped to

Address Identifiers Variables as addresses include an address identifier and a location within the memory area indicated by the address identifier. An address identifier can be one of the following two basic types:

- An address identifier that indicates both of the following:
- The memory area in which an instruction finds a value (data object) on which to perform an operation (for example, I for the process-image input area of memory, see Table 6-5)
- The size of the value (data object) on which the instruction is to perform its operation (for example, B for byte, W for word, and D for double word, see Table 6-5)
- An address identifier that indicates a memory area but no size of a data object in that area (for example, an identifier that indicates the area T for timer, C for counter, or DB or DI for data block, plus the number of that timer, counter, or data block, see Table 6-5.


## Pointers

A pointer is a device that identifies the location of a variable. A pointer contains an address instead of a value. When assigning an actual parameter for the parameter type "pointer," you provide the memory address. STEP 7 allows you to enter the pointer in either a pointer format or simply as an address (such as M 50.0). The following is an example of the pointer format for accessing data starting at M 50.0:

P\#M50.0

## Working with Word or Double Word as Data Object

If you are working with an instruction whose address identifier indicates a memory area of your programmable logic controller and a data object that is either a word or a double word in size, you need to be aware of the fact that the memory location is always referenced as a byte location. This byte location is the smallest byte number or the number of the high byte. For example, the address in the statement shown in Figure 7-2 references four successive bytes in memory area M, starting at byte 10 (MB10) and going through byte 13 (MB13).


Figure 7-2 Example of Memory Location Referenced as Byte Location
Figure 7-3 illustrates data objects of the following sizes:

- Double word: memory double word MD10
- Word: memory words MW10, MW11, and MW12
- Byte: memory bytes MB10, MB11, MB12, and MB13

When you use absolute addresses that are a word or a double word in width, make sure that you do not create any byte assignments that overlap.


Figure 7-3 Referencing a Memory Location as a Byte Location

## Bit Logic Instructions

| Section | Description | Page |
| :--- | :--- | ---: |
| 8.1 | Overview | $8-2$ |
| 8.2 | Normally Open Contact | $8-3$ |
| 8.3 | Normally Closed Contact | $8-4$ |
| 8.4 | Output Coil | $8-5$ |
| 8.5 | Midline Output | $8-6$ |
| 8.6 | Invert Power Flow | $8-7$ |
| 8.7 | Save RLO to BR Memory | $8-8$ |
| 8.8 | Set Coil | $8-9$ |
| 8.9 | Reset Coil | $8-10$ |
| 8.10 | Set Counter Value | $8-11$ |
| 8.11 | Up Counter Coil | $8-12$ |
| 8.12 | Down Counter Coil | $8-13$ |
| 8.13 | Pulse Timer Coil | $8-14$ |
| 8.14 | Extended Pulse Timer Coil | $8-15$ |
| 8.15 | On-Delay Timer Coil | $8-16$ |
| 8.16 | Retentive On-Delay Timer Coil | $8-17$ |
| 8.17 | Off-Delay Timer Coil | $8-18$ |
| 8.18 | Positive RLO Edge Detection | $8-19$ |
| 8.19 | Negative RLO Edge Detection | $8-20$ |
| 8.20 | Address Positive Edge Detection | $8-21$ |
| 8.21 | Address Negative Edge Detection | $8-22$ |
| 8.22 | Set Reset Flipflop | $8-23$ |
| 8.23 | Reset Set Flipflop | $8-24$ |

### 8.1 Overview

## Explanation

Bit logic instructions work with two digits, 1 and 0 . These two digits form the base of a number system called the binary system. The two digits 1 and 0 are called binary digits or bits. In the world of contacts and coils, a 1 indicates activated or energized, and a 0 indicates not activated or not energized.

The bit logic instructions interpret signal states of 1 and 0 and combine them according to Boolean logic. These combinations produce a result of 1 or 0 that is called the "result of logic operation" (RLO, see Section 6.3). The logic operations that are triggered by the bit logic instructions perform a variety of functions.

## Functions

There are bit logic instructions to perform the following functions:

- Normally Open Contact and Normally Closed Contact each check the signal state of a contact and produce a result that is either copied to the result of logic operation (RLO) bit or is combined with the RLO. If these contacts are connected in series, they combine the result of their signal state check according to the And truth table (see Table 6-8); if they are connected in parallel, they combine their result according to the Or truth table (see Table 6-9).
- Output Coil and Midline Output assign the RLO or store it temporarily.
- The following instructions react to an RLO of 1 :
- Set Coil and Reset Coil
- Set Reset and Reset Set Flipflops
- Other instructions react to a positive or negative edge transition to perform the following functions:
- Increment or decrement the value of a counter
- Start a timer
- Produce an output of 1
- The remaining instructions affect the RLO directly in the following ways:
- Negate (invert) the RLO
- Save the RLO to the binary result bit of the status word

In this chapter, the counter and timer coils are shown in their international and SIMATIC forms.

### 8.2 Normally Open Contact

Description
You can use the Normally Open Contact (Address) instruction to check the signal state of a contact at a specified address. If the signal state at the specified address is 1 , the contact is closed and the instruction produces a result of 1 . If the signal state at the specified address is 0 , the contact is open and the instruction produces a result of 0 .
When Normally Open Contact (Address) is the first instruction in a logic string, this instruction stores the result of its signal check in the result of logic operation (RLO) bit.

Any Normally Open Contact (Address) instruction that is not the first instruction in a logic string combines the result of its signal state check with the value that is stored in the RLO bit. The instruction makes the combination in one of the two following ways:

- If the instruction is used in series, it combines the result of its signal state check according to the And truth table.
- If the instruction is used in parallel, it combines the result of its signal state check according to the Or truth table.

Table 8-1 Normally Open Contact (Address) Element and Parameter

| LAD Element | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
|  | <address> | BOOL <br> TIMER <br> COUNTER | $\begin{gathered} \mathrm{I}, \mathrm{Q}, \mathrm{M}, \mathrm{~T}, \mathrm{C}, \\ \mathrm{D}, \mathrm{~L} \end{gathered}$ | The address indicates the bit whose signal state is checked. |



Figure 8-1 Normally Open Contact (Address)

### 8.3 Normally Closed Contact

## Description

You can use the Normally Closed Contact (Address) instruction to check the signal state of a contact at a specified address. If the signal state at the specified address is 0 , the contact is closed and the instruction produces a result of 1 . If the signal state at the specified address is 1 , the contact is open and the instruction produces a result of 0 .

When Normally Closed Contact (Address) is the first instruction in a logic string, this instruction stores the result of its signal check in the result of logic operation (RLO) bit.

Any Normally Closed Contact (Address) instruction that is not the first instruction in a logic string combines the result of its signal state check with the value that is stored in the RLO bit. The instruction makes the combination in one of the two following ways:

- If the instruction is used in series, it combines the result of its signal state check according to the And truth table.
- If the instruction is used in parallel, it combines the result of its signal state check according to the Or truth table.

Table 8-2 Normally Closed Contact (Address) Element and Parameter

| LAD Element | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :--- | :--- | :--- |
| <address> | <address> | BOOL <br> TIMER <br> COUNTER | I, Q, M, T, C,, <br> D, L | The address indicates the bit whose <br> signal state is checked. |



Figure 8-2 Normally Closed Contact (Address)

### 8.4 Output Coil

## Description

The Output Coil instruction works like a coil in a relay logic diagram. The coil at the end of the circuit is either energized or not energized depending on the following criteria:

- If power can flow across the circuit to reach the coil (that is, the signal state of the circuit is 1 ), the power energizes the coil.
- If power cannot flow across the entire circuit to reach the coil (that is, the signal state of the circuit is 0 ), the power cannot energize the coil.

The ladder logic string represents the circuit. The Output Coil instruction assigns the signal state of the ladder logic string to the coil that the instruction addresses (this is the same as assigning the signal state of the RLO bit to the address). If there is power flow across the logic string, the signal state of the logic string is 1 ; otherwise the signal state is 0 .

The Output Coil instruction is affected by the Master Control Relay (MCR). For more information on how the MCR functions, see Section 20.5 ,
You can place an Output Coil only at the right end of a logic string. Multiple Output Coils are possible. You cannot place an output coil alone in an otherwise empty network. The coil must have a preceding link.

You can create a negated output by using the Invert Power Flow instruction.
Table 8-3 Output Coil Element and Parameter

| LAD Element | Parameter | Data Type | Memory Area | Description |
| ---: | :---: | :---: | :---: | :---: |
| <address> | <address> | BOOL | I, Q, M, D, L | The address indicates the bit to which <br> the signal state of the logic string is <br> assigned. |



Figure 8-3 Output Coil

### 8.5 Midline Output

## Description

The Midline Output instruction is an intermediate assigning element that stores the RLO. This intermediate assigning element saves the bit logic combination of the last open branch until the assigning element is reached. In a series with other contacts, the Midline Output functions as a normal contact.

The Midline Output instruction is affected by the Master Control Relay (MCR). For more information on how the MCR functions, see Section 20.5.

Certain restrictions apply to the placement of a Midline Output. For example, a Midline Output element can never be located at the end of a network or at the end of an open branch. See also Section6.1.
You can create a negated output by using the Invert Power Flow instruction.

Table 8-4 Midline Output Element and Parameter

| LAD Element | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| <address> | <address> | BOOL | I, Q, M, D, L 1 | The address indicates the bit to which <br> the RLO is assigned. |
| $(\#)$ |  |  |  |  |

1 For the Midline Output instruction, you can only use an address in the L memory area if you declare it in VAR_TEMP. You cannot use the L memory area for an absolute address with this instruction.


The following Midline Outputs have the following RLOs:
M 0.0 has the RLO of
M 1.1 has the RLO of
M 2.2 has the RLO of the complete bit logic combination.

| Status Word Bits |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write | BR | CC 1 | CC 0 | OV | OS | OR | STA | RLO | FC |  |
|  | - | - | - | - | 0 | $x$ | - |  |  |  |

Figure 8-4 Midline Output

### 8.6 Invert Power Flow

## Description The Invert Power Flow instruction negates the RLO.

Table 8-5 Invert Power Flow Element

| LAD Element | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| -NOT | None | - | - | - |



Figure 8-5 Invert Power Flow

### 8.7 Save RLO to BR Memory

Description The Save RLO to BR Memory instruction saves the RLO to the BR bit of the status word.

Table 8-6 Save RLO to BR Memory

| LAD Element | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| $-($ SAVE $)$ | None | - | - | - |


|  |  |  |  |  |  | The status of the rung (= RLO) is saved to the BR bit before FC10 is called. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Status Word Bits |  |  |  |  |  |  |  |  |  |
| Write | BR x | $\text { CC } 1$ | $\text { CC } 0$ | OV | $\mathrm{OS}_{-}$ | OR | STA | RLO | FC |

Figure 8-6 Save RLO to BR Memory

### 8.8 Set Coil

## Description

The Set Coil instruction is executed only if the $\mathrm{RLO}=1$. If the $\mathrm{RLO}=1$, this instruction sets its specified address to 1 . If the $\mathrm{RLO}=0$, the instruction has no effect on the specified address. The address remains unchanged.

The Set Coil instruction is affected by the Master Control Relay (MCR). For more information on how the MCR functions, see Section 20.5

Table 8-7 Set Coil Element and Parameter

| LAD Element | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| <address> <br> $(\mathrm{S})$ | <address> | BOOL | I, Q, M, D, L | The address indicates the bit that is to <br> be set. |


|  |  |  |  | The signal state of output Q 4.0 is set to 1 if one of the following conditions exists: <br> - The signal state is 1 at input I 0.0 And I 0.1 <br> - Or the signal state is 0 at input I 0.2 . <br> If the RLO of the branch is 0 , the signal state of output Q 4.0 remains unchanged. |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Status Word Bits |  |  |  |  |  |  |  |  |
| Write ${ }_{-}^{\text {BR }}$ | $\text { CC } 1$ | $\text { CC } 0$ | OV | OS | OR 0 | $\underset{\mathrm{x}}{\text { STA }}$ | RLO | $\begin{gathered} \text { FC } \\ 0 \end{gathered}$ |

Figure 8-7 Set Coil

### 8.9 Reset Coil

Description The Reset Coil instruction is executed only if the $\mathrm{RLO}=1$. If the $\mathrm{RLO}=1$, this instruction resets its specified address to 0 . If the $\mathrm{RLO}=0$, the instruction has no effect on its specified address. The address remains unchanged.

The Reset Coil instruction is affected by the Master Control Relay (MCR).
For more information on how the MCR functions, see Section 20.5

Table 8-8 Reset Coil Element and Parameter

| LAD Element | Parameter | Data Type | Memory Area | Description |
| :--- | :--- | :---: | :--- | :--- |
| <address> | BOOL | I, Q, M, T, C, | The address indicates the bit that is to <br> be reset. |  |
|  | TIMER | COUNTER | D, L |  |



Figure 8-8 Reset Coil

### 8.10 Set Counter Value

## Description You can use the Set Counter Value (SC) instruction to place a preset value

 into the counter that you specify. The instruction is executed only if the RLO has a positive edge (that is, a transition from 0 to 1 takes place in the RLO).Table 8-9 Set Counter Value Element and Parameters, with SIMATIC and International Short Name

| LAD Element | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| <address> <br> $-(S Z)$ | Counter <br> number | COUNTER | C | The address indicates the number of the <br> counter that is to be preset with a value. |
| <Preset value> | Preset <br> value | - | I, Q, M, D, L | The value for presetting can be in the <br> range of 0 to 999. C\# should precede the <br> value to indicate binary coded decimal <br> (BCD) format, for example C\#100. |



Figure 8-9 Set Counter Value

### 8.11 Up Counter Coil

## Description

The Up Counter Coil (CU) instruction increments the value of a specified counter by one if the RLO has a positive edge (that is, a transition from 0 to 1 takes place in the RLO) and the value of the counter is less than 999. If the RLO does not have a positive edge, or if the counter is already at 999 , the value of the counter does not change.
The Set Counter Value instruction sets the value of the counter (see Section 8.10.

Table 8-10 Up Counter Coil Element and Parameter, with SIMATIC and International Short Name

| LAD Element | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| <address> | Counter <br> number | COUNTER | C | The address indicates the number of <br> the counter that is to be incremented. |
| $(\mathrm{ZV})$ |  |  |  |  |
| $(\mathrm{CU})$ |  |  |  |  |



Figure 8-10 Up Counter Coil

### 8.12 Down Counter Coil

## Description

The Down Counter Coil (CD) instruction decrements the value of a specified counter by one if the RLO has a positive edge (that is, a transition from 0 to 1 takes place in the RLO) and the value of the counter is more than 0 . If the RLO does not have a positive edge, or if the counter is already at 0 , the value of the counter does not change.
The Set Counter Value instruction sets the value of the counter (see Section 8.10).

Table 8-11 Down Counter Coil Element and Parameter, with SIMATIC and International Short Name

| LAD Element | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :--- |
| <address> | Counter <br> number | COUNTER | C | The address indicates the number of <br> the counter that is to be <br> decremented. |
| $(\mathrm{ZR})$ |  |  |  |  |


|  | $i^{10.0}$ |  | $\left(\begin{array}{c} C 10 \\ C D)^{C} \end{array}\right.$ |  |  | tate if th valu by a p unc | is a po coun ess th edg ed. | hang ve edg C 10 value <br> e val |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Status Word Bits |  |  |  |  |  |  |  |  |  |
| Write | BR | $\text { CC } 1$ | $\underset{-}{C C} 0$ | OV | OS | OR 0 | STA | RLO - | $\begin{gathered} \text { FC } \\ 0 \end{gathered}$ |

Figure 8-11 Down Counter Coil

### 8.13 Pulse Timer Coil

## Description

The Pulse Timer Coil (SP) instruction starts a specified timer with a given time value if the RLO has a positive edge (that is, a transition from 0 to 1 takes place in the RLO). The timer continues to run with the specified time as long as the RLO is positive. A signal state check of the timer number for 1 produces a result of 1 as long as the timer is running. If the RLO changes from 1 to 0 before the specified time has elapsed, the timer is stopped. In this case, a signal state check for 1 produces a result of 0 .

Time units are d (days), $h$ (hours), $m$ (minutes), $s$ (seconds), and ms (milliseconds). For information on the location of a timer in memory and the components of a timer, see Section 9.1 .

Table 8-12 Pulse Timer Coil Element and Parameters, with SIMATIC and International Short Name

| LAD Element | Parameter | Data Type | Memory Area | Description |
| :--- | :---: | :---: | :---: | :---: |
| <address> <br> $(\mathrm{SI})$ | Timer <br> number | TIMER | T | The address indicates the number of <br> the timer that is to be started. |
| <Time value> | Time value | S5TIME | I, Q, M, D, L | Time value (S5TIME format) |
|  |  |  |  |  |



Figure 8-12 Pulse Timer Coil

### 8.14 Extended Pulse Timer Coil

## Description

The Extended Pulse Timer Coil (SE) instruction starts a specified timer with a given time value if the RLO has a positive edge (that is, a transition from 0 to 1 takes place in the RLO). The timer continues to run with the specified time even if the RLO changes to 0 before the time has elapsed. A signal state check of the timer number for 1 produces a result of 1 as long as the timer is running. The timer is restarted (retriggered) with the specified time if the RLO changes from 0 to 1 while the timer is running. For information on the location of a timer in memory and the components of a timer, see Section 9.1 .

Table 8-13 Extended Pulse Timer Coil Element and Parameters, with SIMATIC and International Short Name

| LAD Element | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| <address> <br> (SV) <br> (SE) <br> Time value | Timer <br> number | TIMER | T | The address indicates the number of <br> the timer that is to be started. |
|  | Time value | S5TIME | I, Q, M, D, L | Time value (S5TIME format) |



Figure 8-13 Extended Pulse Timer Coil

### 8.15 On-Delay Timer Coil

## Description

The On-Delay Timer Coil (SD) instruction starts a specified timer if the RLO has a positive edge (that is, a transition from 0 to 1 takes place in the RLO). A signal state check of the timer for 1 produces a result of 1 when the specified time has elapsed without error and the RLO is still 1 . When the RLO changes from 1 to 0 while the timer is running, the timer is stopped. In this case, a signal state check for 1 always produces the result 0 . For information on the location of a timer in memory and the components of a timer, see Section 9.1.

Table 8-14 On-Delay Timer Coil Element and Parameters, with SIMATIC and International Short Name

| LAD Element | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :--- |
| <address> <br> (SE) <br> (SD) <br> Time value | Timer <br> number | TIMER | T | The address indicates the number of <br> the timer that is to be started. |
|  | Time value | S5TIME | I, Q, M, D, L | Time value (S5TIME format) |



Figure 8-14 On-Delay Timer Coil

### 8.16 Retentive On-Delay Timer Coil

## Description

The Retentive On-Delay Timer Coil (SS) instruction starts a specified timer if the RLO has a positive edge (that is, a transition from 0 to 1 takes place in the RLO). The timer continues to run with the specified time even if the RLO changes to 0 before the time elapses. A signal state check of the timer number for 1 produces a result of 1 when the time has elapsed, without regard to the RLO. The timer is restarted (retriggered) with the specified time if the RLO changes from 0 to 1 while the timer is running. For information on the location of a timer in memory and the components of a timer, see Section 9.1.

Table 8-15 Retentive On-Delay Timer Coil Element and Parameters, with SIMATIC and International Short Name

| LAD Element | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| <address> |  |  |  |  |
|  | Timer <br> number | TIMER | T | The address indicates the number <br> of the timer that is to be started. |
|  | Time value | S5TIME | I, Q, M, D, L | Time value (S5TIME format) |


|  | $10.0$ $\text { T } 5$ $i$ |  | SF) <br> S5T\# <br> Q 4.0 <br> ) |  | si , the sig al s |  | d. <br> put Q .0 is | hang <br> is 1 <br> whe | the |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Status Word Bits |  |  |  |  |  |  |  |  |  |
| Write ${ }_{\text {- }}$ |  | CC 1 | CCo | OV | OS | OR | STA | RLO | FC |

Figure 8-15 Off-Delay Timer Coil

### 8.17 Off-Delay Timer Coil

## Description

## Parameters

The Off-Delay Timer Coil (SF) instruction starts a specified timer if the RLO has a negative edge (that is, a transition from 1 to 0 takes place in the RLO). The result of a signal state check of the timer number for 1 is 1 when the RLO is 1 , or when the timer is running. The timer is reset when the RLO goes from 0 to 1 while the timer is running. The timer is not restarted until the RLO changes from 1 to 0 .

For information on the location of a timer in memory and the components of a timer, see Section 9.1

Table 8-16 Off-Delay Timer Coil Element and Parameters, with SIMATIC and International Short Name

| LAD Element | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :--- |
| <address> <br> (SA) | Timer <br> number | TIMER | T | The address indicates the number <br> of the timer that is to be started. |
| Time value | Time value | S5TIME | I, Q, M, D, L | Time value (S5TIME format) |
|  |  |  |  |  |



Figure 8-16 Off-Delay Timer Coil

### 8.18 Positive RLO Edge Detection

## Description

The operation Positive RLO Edge Detection recognizes a change in the entered address from 0 to 1 (rising edge) and displays this as RLO $=1$ after the operation. The current signal state in the RLO is compared with the signal state of the address, the edge memory bit. If the signal state of the address is 0 and the RLO was 1 before the operation, the RLO will be 1 (impulse) after the operation, and 0 in all other cases. The RLO prior to the operation is stored in the address.

Certain restrictions apply to the placement of the Positive RLO Edge Detection element (see Section6.1).

Table 8-17 Positive RLO Edge Detection Element and Parameter

| LAD Element | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| <address1> <br> $-(P)-$ | <address1> | BOOL | Q, M, D | The address indicates the edge memory <br> bit that stores the previous RLO. |


| $\begin{gathered} 10.0 \\ -10 \\ 10.2 \end{gathered}$ |  | $0.1$ | $\mathrm{Mc}$ | $\begin{gathered} \text { CA } \\ - \text { CN } \end{gathered}$ |  | Edge memory bit M 0.0 saves the old state of the RLO from the complete bit logic combination. If there is a signal change at the RLO from 0 to 1 , the program jumps to label CAS1. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Status Word Bits |  |  |  |  |  |  |  |  |  |
| Write | $\mathrm{BR}$ | CC | $\mathrm{CC} 0$ | OV | OS | OR x | STA x | $\begin{gathered} \text { RLO } \\ x \end{gathered}$ | $\begin{gathered} \text { FC } \\ 1 \end{gathered}$ |

Figure 8-17 Positive RLO Edge Detection

### 8.19 Negative RLO Edge Detection

## Description

The operation Negative RLO Edge Detection recognizes a change in the entered address from 1 to 0 (falling edge) and displays this as RLO $=1$ after the operation. The current signal state in the RLO is compared with the signal state of the address, the edge memory bit. If the signal state of the address is 1 and the RLO was 0 before the operation, the RLO will be 0 (impulse) after the operation, and 1 in all other cases. The RLO prior to the operation is stored in the address.

Certain restrictions apply to the placement of the Negative RLO Edge Detection element (see Section 6.1).

Table 8-18 Negative RLO Edge Detection Element and Parameter

| LAD Element | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| <address1> <br> (N)- | <address1> | BOOL | Q, M, D | The address indicates the edge memory <br> bit that stores the previous RLO. |


|  |  | $0.1$ | M | $\mathrm{C}$ |  | Edge memory bit M 0.0 saves the old state of the RLO from the complete bit logic combination. If there is a signal change at the RLO from 1 to 0 , the program jumps to label CAS1. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Status Word Bits |  |  |  |  |  |  |  |  |  |
| Write | $\mathrm{BR}$ | CC | $\text { CC } 0$ | OV | OS | OR $\times$ | STA x | $\begin{gathered} \text { RLO } \\ x \end{gathered}$ | $\begin{gathered} \text { FC } \\ 1 \end{gathered}$ |

Figure 8-18 Negative RLO Edge Detection

### 8.20 Address Positive Edge Detection

## Description

The Address Positive Edge Detection instruction compares the signal state of <address 1 > with the signal state from the previous signal state check stored in <address2>. If there is a change from 0 to 1 , output Q is 1 . Otherwise, it is 0 .

Certain restrictions apply to the placement of the Address Positive Edge Detection box (see Section6.1).

Table 8-19 Address Positive Edge Detection Box and Parameters

| LAD Element |  | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| <address2> | $\frac{\text { <address 1> }}{\text { POS }_{Q}}$ <br> M_BIT | <address1> | BOOL | I, Q, M, D, L | Signal to be checked for a positive edge transition. |
|  |  | M_BIT | BOOL | Q, M, D | The address M_BIT indicates the edge memory bit that stores the previous signal state of POS. Use the process-image input (I) memory area for the M_BIT only if no input module already occupies this address. |
|  |  | Q | BOOL | I, Q, M, D, L | One-shot output |



Figure 8-19 Address Positive Edge Detection

### 8.21 Address Negative Edge Detection

Description The Address Negative Edge Detection instruction compares the signal state of <address1> with the signal state from the previous signal state check stored in <address2>. If there is a change from 1 to 0 , output Q is 1 . Otherwise it is 0 .

Certain restrictions apply to the placement of the Address Negative Edge Detection box (see Section6.1).

Table 8-20 Address Negative Edge Detection Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
|  | <address1> | BOOL | I, Q, M, D, L | Signal to be checked for a negative edge transition |
|  | M_BIT | BOOL | Q, M, D | The address M_BIT indicates the edge memory bit that stores the previous signal state of NEG. Use the process-image input (I) memory area for the M_BIT only if no input module already occupies this address. |
|  | Q | BOOL | I, Q, M, D, L | One-shot output |



Figure 8-20 Address Negative Edge Detection

### 8.22 Set Reset Flipflop

Description The Set Reset Flipflop instruction executes Set (S) and Reset (R) operations only when the RLO is 1 . An RLO of 0 has no effect on these operations; the address specified in the operation remains unchanged.

A Set Reset Flipflop is set if the signal state is 1 at the $S$ input and 0 at the R input. Otherwise, if the signal state is 0 at the S input and 1 at the R input, the Flipflop is reset. If the RLO is 1 at both inputs, the Flipflop is reset.

The Set Reset Flipflop instruction is affected by the Master Control Relay (MCR). For more information on how the MCR functions, see Section 20.5 .

Certain restrictions apply to the placement of the Set Reset Flipflop box (see Section6.1).

Table 8-21 Set Reset Flipflop Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| <address> | <address> | BOOL | I, Q, M, D, L | The address indicates the bit that is to be set or reset. |
|  | S | BOOL | I, Q, M, D, L | Enabled set operation |
|  | R | BOOL | I, Q, M, D, L | Enabled reset operation |
|  | Q | BOOL | I, Q, M, D, L | Signal state of <address> |



Figure 8-21 Set Reset Flipflop

### 8.23 Reset Set Flipflop

## Description

The Reset Set Flipflop instruction executes Set (S) and Reset (R) operations only when the RLO is 1 . An RLO of 0 has no effect on these operations; the address specified in the operation remains unchanged.

A Reset Set Flipflop is reset if the signal state is 1 at the R input and 0 on the S input. Otherwise, if the signal state is 0 at the R input and 1 at the S input, the Flipflop is set. If the RLO is 1 at both inputs, the Flipflop is set.

The Reset Set Flipflop instruction is affected by the Master Control Relay (MCR). For more information on how the MCR functions, see Section 20.5.

Certain restrictions apply to the placement of the Reset Set Flipflop box (see Section 6.1).

Table 8-22 Reset Set Flipflop Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| <address> | <address> | BOOL | I, Q, M, D, L | The address indicates the bit that is to be set or reset. |
| S |  |  |  |  |
|  | R | BOOL | I, Q, M, D, L | Enabled reset operation |
|  | S | BOOL | I, Q, M, D, L | Enabled set operation |
|  | Q | BOOL | I, Q, M, D, L | Signal state of <address> |


| 10.0 |  | $\begin{gathered} \mathrm{M}_{\mathrm{Q}} 0.0 \\ \hline \mathrm{RS}^{2} \end{gathered}$ | $\text { Q } 4$ |  | If the signal state is 1 at input I 0.0 and 0 at input I 0.1 , memory bit M 0.0 is reset, and output Q 4.0 is 0 . <br> Otherwise, if the signal state is 0 at input 10.0 and 1 at input I 0.1, memory bit M 0.0 is set and Q 4.0 is 1 . <br> If both signal states are 0 , nothing is changed. If both signal states are 1, the Set operation dominates because of the order, M 0.0 is set, and Q 4.0 is 1 . |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Status Word Bits |  |  |  |  |  |  |  |  |
| Write ${ }_{-}^{\text {BR }}$ | $\begin{gathered} \text { CC } 1 \\ - \end{gathered}$ | $\underset{-}{C C} 0$ | OV | OS | OR x | $\underset{x}{\text { STA }}$ | $\underset{x}{\text { RLO }}$ | $\begin{gathered} \text { FC } \\ 1 \end{gathered}$ |

Figure 8-22 Reset Set Flipflop

## Timer Instructions

| Section | Description | Page |
| :--- | :--- | ---: |
|  | 9.1 | Location of a Timer in Memory and Components of a Timer |
| 9.2 | Choosing the Right Timer | $9-2$ |
| 9.3 | Pulse S5 Timer | $9-4$ |
| 9.4 | Extended Pulse S5 Timer | $9-5$ |
| 9.5 | On-Delay S5 Timer | $9-7$ |
| 9.6 | Retentive On-Delay S5 Timer | $9-9$ |
| 9.7 | Off-Delay S5 Timer | $9-11$ |

### 9.1 Location of a Timer in Memory and Components of a Timer

## Area in Memory

## Time Value

## Time Base

Timers have an area reserved for them in the memory of your CPU. This memory area reserves one 16-bit word for each timer address. The ladder logic instruction set supports 256 timers. Please refer to your CPU's technical information to establish the number of timer words available.

The following functions have access to the timer memory area:

- Timer instructions
- Updating of timer words by means of clock timing. This function of your CPU in the RUN mode decrements a given time value by one unit at the interval designated by the time base until the time value is equal to zero.

Bits 0 through 9 of the timer word contain the time value in binary code. The time value specifies a number of units. Time updating decrements the time value by one unit at an interval designated by the time base. Decrementing continues until the time value is equal to zero. You can load a time value into the low word of accumulator 1 in binary, hexadecimal, or binary coded decimal (BCD) format (see Figure 9-1). The time range is from 0 to 9,990 seconds.

You can pre-load a time value using either of the following formats:

- W\#16\#wxyz
- Where $\mathrm{w}=$ the time base (that is, the time interval or resolution)
- Where $\mathrm{xyz}=$ the time value in binary coded decimal format
- S5T\# aH_bbM_ccS_ddMS
- Where $\mathrm{a}=$ hours, $\mathrm{bb}=$ minutes, $\mathrm{cc}=$ seconds, and $\mathrm{dd}=$ milliseconds
- The time base is selected automatically, and the value is rounded to the next lower number with that time base.

The maximum time value that you can enter is 9,990 seconds, or 2H_46M_30S.

Bits 12 and 13 of the timer word contain the time base in binary code. The time base defines the interval at which the time value is decremented by one unit (see Table 9-1 and Figure 9-1). The smallest time base is 10 ms ; the largest is 10 s .

Table 9-1 Time Base and Its Binary Code

| Time Base | Binary Code for the Time Base |
| :---: | :---: |
| 10 ms | 00 |
| 100 ms | 01 |
| 1 s | 10 |
| 10 s | 11 |

Because time values are stored with only one time interval, values that are not exact multiples of a time interval are truncated. Values whose resolution is too high for the required range are rounded down to achieve the desired range but not the desired resolution. Table 9-2 shows the possible resolutions and their corresponding ranges.

Table 9-2 Time Base Resolutions and Ranges

| Resolution | Range |
| :---: | :--- |
| 0.01 second | 10MS to 9S_990MS |
| 0.1 second | 100MS to 1M_39S_900MS |
| 1 second | 1S to 16M_39S |
| 10 seconds | 10S to $2 H R \_46 \mathrm{M} \_30 \mathrm{~S}$ |

## Bit Configuration in the Timer Cell

When a timer is started, the contents of the timer cell are used as the time value. Bits 0 through 11 of the timer cell hold the time value in binary coded decimal format (BCD format: each set of four bits contains the binary code for one decimal value). Bits 12 and 13 hold the time base in binary code (see Table 9-1). Figure 9-1 shows the contents of the timer cell loaded with timer value 127 and a time base of 1 second.


Figure 9-1 Contents of the Timer Cell for Timer Value 127, Time Base 1 Second

## Reading the Time and the Time Base

Each timer box provides two outputs, BI and BCD, for which you can indicate a word location. The BI output provides the time value in binary format. The BCD output provides the time base and the time value in binary coded decimal (BCD) format.

### 9.2 Choosing the Right Timer

Figure 9-2 provides an overview of the five types of timers described in this chapter. This overview is intended to help you choose the right timer for your timing job.


Figure 9-2 Choosing the Right Timer

### 9.3 Pulse S5 Timer

## Description

The Pulse S5 Timer instruction starts a specified timer if there is a positive edge (that is, a change in signal state from 0 to 1 ) at the Start ( S ) input. A signal change is always necessary to start a timer. The timer continues to run with the specified time at the Time Value (TV) input until the programmed time elapses, as long as the signal state at input TV is 1 . While the timer is running, a signal state check for 1 at output Q produces a result of 1. If there is a change from 1 to 0 at the $S$ input before the time has elapsed, the timer is stopped. Then a signal state check for 1 at output Q produces a result of 0 .

While the timer is running, a change from 0 to 1 at the $\operatorname{Reset}(\mathrm{R})$ input of the timer resets the timer. This change also resets the time and the time base to zero. A signal state of 1 at the R input of the timer has no effect if the timer is not running.

The actual time value can be scanned at outputs BI and BCD. The time value at BI is in binary coded format; at BCD it is in binary coded decimal format.

Table 9-3 Pulse S5 Timer Box and Parameters, with International Short Name


Table 9-4 Pulse S5 Timer Box and Parameters, with SIMATIC Short Name

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| T no. | no. | TIMER | T | Timer identification number. The range depends on the CPU. |
| S_IMPULS | S | BOOL | I, Q, M, D, L, T, C | Start input |
|  | TW | S5TIME | I, Q, M, D, L | Preset time value (range 0 to 9999) |
| DEZ | R | BOOL | I, Q, M, D, L, T, C | Reset input |
| - R | Q | BOOL | I, Q, M, D, L | Status of the timer |
|  | DUAL | WORD | I, Q, M, D, L | Remaining time value (integer format) |
|  | DEZ | WORD | I, Q, M, D, L | Remaining time value (BCD format) |

## Example

Figure 9-3 shows the Pulse S5 Timer instruction, describes the status word bits, and shows the pulse timer characteristics. Certain restrictions apply to the placement of timer boxes (see Section6.1).


Figure 9-3 S5 Pulse Timer

### 9.4 Extended Pulse S5 Timer

## Description

The Extended Pulse S5 Timer instruction starts a specified timer if there is a positive edge (that is, a change in signal state from 0 to 1 ) at the Start (S) input. A signal change is always necessary to start a timer. The timer continues to run with the specified time at the Time Value (TV) input, even if the signal state at the S input changes to 0 before the time has elapsed. A signal state check for 1 at output Q produces a result of 1 as long as the timer is running. The timer is restarted with the specified time if the signal state at input $S$ changes from 0 to 1 while the timer is running.

A change from 0 to 1 at the $\operatorname{Reset}(\mathrm{R})$ input of the timer while the timer is running resets the timer. This change also resets the time and the time base to zero.

The actual time value can be scanned at the outputs BI and BCD. The time value at BI is in binary coded format; at BCD it is in binary coded decimal format.

Table 9-5 Extended Pulse S5 Timer Box and Parameters, with International Short Name

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| T no. | no. | TIMER | T | Timer identification number. The range depends on the CPU. |
| S_PEXT | S | BOOL | I, Q, M, D, L, T, C | Start input |
|  | TV | S5TIME | I, Q, M, D, L | Preset time value (range 0 to 9999) |
|  | R | BOOL | I, Q, M, D, L, T, C | Reset input |
|  | Q | BOOL | I, Q, M, D, L | Status of the timer |
|  | BI | WORD | I, Q, M, D, L | Remaining time value (integer format) |
|  | BCD | WORD | I, Q, M, D, L | Remaining time value (BCD format) |

Table 9-6 Extended Pulse S5 Timer Box and Parameters, with SIMATIC Short Name

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| T no. | no. | TIMER | T | Timer identification number. The range depends on the CPU. |
| S | S | BOOL | I, Q, M, D, L, T, C | Start input |
|  | TW | S5TIME | I, Q, M, D, L | Preset time value (range 0 to 9999) |
|  | R | BOOL | I, Q, M, D, L, T, C | Reset input |
|  | Q | BOOL | I, Q, M, D, L | Status of the timer |
|  | DUAL | WORD | I, Q, M, D, L | Remaining time value (integer format) |
|  | DEZ | WORD | I, Q, M, D, L | Remaining time value (BCD format) |

## Example

Figure 9-4 shows the Extended Pulse S5 Timer instruction, describes the status word bits, and shows the pulse timer characteristics. Certain restrictions apply to the placement of timer boxes (see Section6.1).


Figure 9-4 Extended Pulse S5 Timer

### 9.5 On-Delay S5 Timer

## Description

The On-Delay S5 Timer instruction starts a specified timer if there is a positive edge (that is, a change in signal state from 0 to 1 ) at the $\operatorname{Start}(\mathrm{S})$ input. A signal change is always necessary to start a timer. The timer continues to run with the specified time at the Time Value (TV) input as long as the signal state at input S is 1 . A signal state check for 1 at output Q produces a result of 1 when the time has elapsed without error and when the signal state at input $S$ is still 1 . When the signal state at input $S$ changes from 1 to 0 while the timer is running, the timer is stopped. In this case, a signal state check for 1 at output Q always produces the result 0 .

A change from 0 to 1 at the $\operatorname{Reset}(\mathrm{R})$ input of the timer while the timer is running resets the timer. This change also resets the time and the time base to zero. The timer is also reset if the signal state is 1 at the R input while the timer is not running.

The actual time value can be scanned at the outputs BI and BCD. The time value at BI is in binary coded format; at BCD it is in binary coded decimal format.

Certain restrictions apply to the placement of timer boxes (see Section6.1).
Table 9-7 On-Delay S5 Timer Box and Parameters, with International Short Name


Table 9-8 On-Delay S5 Timer Box and Parameters, with SIMATIC Short Name

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| T no. | no. | TIMER | T | Timer identification number. The range depends on the CPU. |
| S_EVERZ | S | BOOL | I, Q, M, D, L, T, C | Start input |
|  | TW | S5TIME | I, Q, M, D, L | Preset time value (range 0 to 9999) |
| $\begin{array}{ll}\text { TW } & \text { DUAL } \\ & \text { DEZ } \\ \text { R } & \end{array}$ | R | BOOL | I, Q, M, D, L, T, C | Reset input |
|  | Q | BOOL | I, Q, M, D, L | Status of the timer |
|  | DUAL | WORD | I, Q, M, D, L | Remaining time value (integer format) |
|  | DEZ | WORD | I, Q, M, D, L | Remaining time value (BCD format) |



Figure 9-5 On-Delay S5 Timer

### 9.6 Retentive On-Delay S5 Timer

## Description

The Retentive On-Delay S5 Timer instruction starts a specified timer if there is a positive edge (that is, a change in signal state from 0 to 1 ) at the Start ( S ) input. A signal change is always necessary to start a timer. The timer continues to run with the time that is specified at the Time Value (TV) input, even if the signal state at input $S$ changes to 0 before the timer has expired. A signal state check for 1 at output Q produces a result of 1 when the time has elapsed, without regard to the signal state at input $S$ when the reset input ( R ) remains at " 0 ". The timer is restarted with the specified time if the signal state at input $S$ changes from 0 to 1 while the timer is running.

A change from 0 to 1 at the Reset $(\mathrm{R})$ input of the timer resets the timer without regard to the RLO at the S input.

Table 9-9 Retentive On-Delay S5 Timer Box and Parameters, with International Short Name


Table 9-10 Retentive On-Delay S5 Timer Box and Parameters, with SIMATIC Short Name

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| Tno.  <br> S_SEVERZ  <br> S Q <br> TW DUAL <br> R DEZ | no. | TIMER | T | Timer identification number. The range depends on the CPU. |
|  | S | BOOL | I, Q, M, D, L, T, C | Start input |
|  | TW | S5TIME | I, Q, M, D, L | Preset time value (range 0 to 9999) |
|  | R | BOOL | I, Q, M, D, L, T, C | Reset input |
|  | Q | BOOL | I, Q, M, D, L | Status of the timer |
|  | DUAL | WORD | I, Q, M, D, L | Remaining time value (integer format) |
|  | DEZ | WORD | I, Q, M, D, L | Remaining time value (BCD format) |

## Example

Figure 9-6 shows the Retentive On-Delay S5 Timer instruction, describes the status word bits, and shows the pulse timer characteristics. Certain restrictions apply to the placement of timer boxes (see Section6.1).


Figure 9-6 Retentive On-Delay S5 Timer

### 9.7 Off-Delay S5 Timer

## Description

The Off-Delay S5 Timer instruction starts a specified timer if there is a negative edge (that is, a change in signal state from 1 to 0 ) at the Start (S) input. A signal change is always necessary to start a timer. The result of a signal state check for 1 at output Q is 1 when the signal state at the S input is 1 or when the timer is running. The timer is reset when the signal state at input $S$ goes from 0 to 1 while the timer is running. The timer is not restarted until the signal state at input $S$ changes again from 1 to 0 .

A change from 0 to 1 at the $\operatorname{Reset}(\mathrm{R})$ input of the timer while the timer is running resets the timer.

The actual time value can be scanned at the outputs BI and BCD. The time value at BI is in binary coded format; at BCD it is in binary coded decimal format.

Certain restrictions apply to the placement of timer boxes (see Section6.1).
Table 9-11 Off-Delay S5 Timer Box and Parameters, with International Short Name

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| T no. | no. | TIMER | T | Timer identification number. The range depends on the CPU. |
| S_OFFDT | S | BOOL | I, Q, M, D, L, T, C | Start input |
|  | TV | S5TIME | I, Q, M, D, L | Preset time value (range 0 to 9999) |
| $\begin{aligned} & \text { TV } \\ & R \end{aligned}$ | R | BOOL | I, Q, M, D, L, T, C | Reset input |
|  | Q | BOOL | I, Q, M, D, L | Status of the timer |
|  | BI | WORD | I, Q, M, D, L | Remaining time value (integer format) |
|  | BCD | WORD | I, Q, M, D, L | Remaining time value (BCD format) |

Table 9-12 Off-Delay S5 Timer Box and Parameters, with SIMATIC Short Name

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| T no. | no. | TIMER | T | Timer identification number. The range depends on the CPU. |
| S_AVERZ | S | BOOL | I, Q, M, D, L, T, C | Start input |
|  | TW | S5TIME | I, Q, M, D, L | Preset time value (range 0 to 9999) |
| $-\begin{array}{ll\|l} \text { TW } & \text { DUAL } & - \\ R & \text { DEZ } & \end{array}$ | R | BOOL | I, Q, M, D, L, T, C | Reset input |
|  | Q | BOOL | I, Q, M, D, L | Status of the timer |
|  | DUAL | WORD | I, Q, M, D, L | Remaining time value (integer format) |
|  | DEZ | WORD | I, Q, M, D, L | Remaining time value (BCD format) |

## Example

Figure 9-7 shows the Off-Delay S5 Timer instruction, describes the status word bits, and shows the pulse timer characteristics.


Figure 9-7 Off-Delay S5 Timer

## Counter Instructions

## Chapter Overview

| Section | Description | Page |
| :--- | :--- | ---: |
| 10.1 | Location of a Counter in Memory and Components of a <br> Counter | $10-2$ |
| 10.2 | Up-Down Counter | $10-3$ |
| 10.3 | Up Counter | $10-5$ |
| 10.4 | Down Counter | $10-7$ |

### 10.1 Location of a Counter in Memory and Components of a Counter

Area in Memory

## Count Value

## Bit Configuration in the Counter

Counters have an area reserved for them in the memory of your CPU. This memory area reserves one 16 -bit word for each counter address. The ladder logic instruction set supports 256 counters.

The counter instructions are the only functions that have access to the counter memory area.

Bits 0 through 9 of the counter word contain the count value in binary code. The count value is moved to the counter word when a counter is set. The range of the count value is 0 to 999 . You can vary the count value within this range by using the Up-Down Counter, Up Counter, and Down Counter instructions.

You provide a counter with a preset value by entering a number from 0 to 999 , for example 127, in the following format:

C\#127
The C\# stands for binary coded decimal format (BCD format: each set of four bits contains the binary code for one decimal value).
Bits 0 through 11 of the counter contain the count value in binary coded decimal format. Figure 10-1 shows the contents of the counter after you have loaded the count value 127, and the contents of the counter cell after the counter has been set.


Figure 10-1 Contents of the Counter Cell after the Counter has been set with Count Value 127

### 10.2 Up-Down Counter

## Description

A positive edge (i.e. a change in signal state from 0 to 1 ) at input $S$ of the Up-Down Counter instruction sets the counter with the value at the Preset Value (PV) input. A signal state of 1 at input R resets the counter. Resetting the counter places the value of the count at 0 . The counter is incremented by 1 if the signal state at input CU changes from 0 to 1 (that is, there is a positive edge) and the value of the counter is less than 999 . The counter is decremented by 1 if the signal state at input CD changes from 0 to 1 (that is, there is a positive edge) and the value of the counter is more than 0 . If there is a positive edge at both count inputs, both operations are executed and the count remains the same. A signal state check for 1 at output Q produces a result of 1 when the count is greater than 0 ; the check produces a result of 0 when the count is equal to 0 .

Certain restrictions apply to the placement of the counter boxes (see Section 6.1).

Table 10-1 Up-Down Counter Box and Parameters, with International Short Name

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
|  | no. | COUNTER | C | Counter identification number. The range depends on the CPU. |
|  | CU | BOOL | I, Q, M, D, L | Count up input CU |
|  | CD | BOOL | I, Q, M, D, L | Count down input CD |
|  | S | BOOL | I, Q, M, D, L | Set input for presetting counter |
|  | PV | WORD | I, Q, M, D, L | Value in the range of 0 to 999 for presetting counter (entered as C\#<value> to indicate BCD format) |
|  | R | BOOL | I, Q, M, D, L | Reset input |
|  | Q | BOOL | I, Q, M, D, L | Status of the counter |
|  | CV | WORD | I, Q, M, D, L | Current counter value (integer format) |
|  | CV_BCD | WORD | I, Q, M, D, L | Current counter value (BCD format) |

Table 10-2 Up-Down Counter Box and Parameters, with SIMATIC Short Name

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
|  | no. | COUNTER | C | Counter identification number. The range depends on the CPU. |
|  | ZV | BOOL | I, Q, M, D, L | Count up input ZV |
|  | ZR | BOOL | I, Q, M, D, L | Count down input ZR |
| ZAEHLER  <br> $Z V$ $Q$ <br> $Z R$  <br> $S$  <br> $Z W$ DUAL <br>  - <br> $R$ $D E Z$$-$ | S | BOOL | I, Q, M, D, L | Set input for presetting counter |
|  | ZW | WORD | I, Q, M, D, L | Value in the range of 0 to 999 for presetting counter (entered as C\#<value> to indicate BCD format) |
|  | R | BOOL | I, Q, M, D, L | Reset input |
|  | Q | BOOL | I, Q, M, D, L | Status of the counter |
|  | DUAL | WORD | I, Q, M, D, L | Current counter value (integer format) |
|  | DEZ | WORD | I, Q, M, D, L | Current counter value (BCD format) |



Figure 10-2 Up-Down Counter

### 10.3 Up Counter

## Description

A positive edge (i.e. a change in signal state from 0 to 1 ) at input $S$ of the Up Counter instruction sets the counter with the value at the Preset Value (PV) input. With a positive edge, the counter is reset at input $R$. The resetting of the counter sets the count value to 0 . With a positive edge, the value of the counter at input CU is increased by 1 when the count value is less than 999. A signal state check for 1 at output $Q$ produces a result of 1 when the count is greater than 0 ; the check produces a result of 0 when the count is equal to 0 .

Certain restrictions apply to the placement of the counter boxes (see Section 6.1).

Table 10-3 Up Counter Box and Parameters, with International Short Name

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| C no. | no. | COUNTER | C | Counter identification number. The range depends on the CPU. |
| $\mathrm{S} \mathrm{\_CU}$  <br> CU  <br> S  <br> PV CV <br> R  <br> R  | CU | BOOL | I, Q, M, D, L | Count up input CU |
|  | S | BOOL | I, Q, M, D, L | Set input for presetting counter |
|  | PV | WORD | I, Q, M, D, L | Value in the range of 0 to 999 for presetting counter (entered as C <<value> to indicate BCD format) |
|  | R | BOOL | I, Q, M, D, L | Reset input |
|  | Q | BOOL | I, Q, M, D, L | Status of the counter |
|  | CV | WORD | I, Q, M, D, L | Current counter value (integer format) |
|  | CV_BCD | WORD | I, Q, M, D, L | Current counter value (BCD format) |

Table 10-4 Up Counter Box and Parameters, with SIMATIC Short Name


A change in signal state from 0 to 1 at input I 0.2 sets counter C 10 with the value 901 in binary coded decimal format. If the signal state of I 0.0 changes from 0 to 1 , the value of counter C 10 is increased by 1 , unless the value of $C 10$ is equal to 999. If 0.3 changes from 0 to 1 , the value of $C 10$ is set to 0 . The signal state of output Q 4.0 is 1 if C 10 is not equal to 0 .

| Status Word Bits |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BR | CC 1 | CC 0 | OV | OS | OR | STA | RLO | FC |

Figure 10-3 Up Counter

### 10.4 Down Counter

## Description

A positive edge (that is, a change in signal state from 0 to 1 ) at input $S$ of the Down Counter instruction sets the counter with the value at the Preset Value (PV) input. With a positive edge, the counter is reset at input R . The resetting of the counter sets the count value to 0 . With a positive edge, the value of the counter at the input is reduced by 1 when the count value is greater than 0 . A signal state check for 1 at output Q produces a result of 1 when the count is greater than 0 ; the check produces a result of 0 when the count is equal to 0 .

Certain restrictions apply to the placement of the counter boxes (see Section 6.1).

Table 10-5 Down Counter Box and Parameters, with International Short Name

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| C no. | no. | COUNTER | C | Counter identification number. The range depends on the CPU. |
|  | CD | BOOL | I, Q, M, D, L | Count down input CD |
| $\mathrm{V}^{-}$ | S | BOOL | I, Q, M, D, L | Set input for presetting counter |
|  | PV | WORD | I, Q, M, D, L | Value in the range of 0 to 999 for presetting counter (entered as C\#<value> to indicate BCD format) |
|  | R | BOOL | I, Q, M, D, L | Reset input |
|  | Q | BOOL | I, Q, M, D, L | Status of the counter |
|  | CV | WORD | I, Q, M, D, L | Current counter value (integer format) |
|  | CV_BCD | WORD | I, Q, M, D, L | Current counter value (BCD format) |

Table 10-6 Down Counter Box and Parameters, with SIMATIC Short Name

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| Z no. | no. | COUNTER | C | Counter identification number. The range depends on the CPU. |
|  | ZR | BOOL | I, Q, M, D, L | Count down input ZR |
|  | S | BOOL | I, Q, M, D, L | Set input for presetting counter |
|  | ZW | WORD | I, Q, M, D, L | Value in the range of 0 to 999 for presetting counter (entered as C <<value> to indicate BCD format) |
|  | R | BOOL | I, Q, M, D, L | Reset input |
|  | Q | BOOL | I, Q, M, D, L | Status of the counter |
|  | DUAL | WORD | I, Q, M, D, L | Current counter value (integer format) |
|  | DEZ | WORD | I, Q, M, D, L | Current counter value (BCD format) |

A change in signal state from 0 to 1 at input I 0.2 sets counter C 10 with the value 89 in binary coded decimal format. If the signal state of input 10.0 changes from 0 to 1 , the value of counter C 10 is decreased by 1 , unless the value of counter C 10 is equal to 0 . The signal state of output Q 4.0 is 1 if counter C 10 is not equal to 0 . If I 0.3 changes from 0 to 1 , the value of C 10 is set to 0 .

| Status Word Bits |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write | BR | CC 1 | CC 0 | OV | OS | OR | STA | RLO | FC |

Figure 10-4 Down Counter

## Integer Math Instructions

| Section | Description | Page |
| :--- | :--- | ---: |
|  | 11.1 | Add Integer |
| 11.2 | Add Double Integer | $11-2$ |
| 11.3 | Subtract Integer | $11-3$ |
| 11.4 | Subtract Double Integer | $11-4$ |
| 11.5 | Multiply Integer | $11-5$ |
| 11.6 | Multiply Double Integer | $11-6$ |
| 11.7 | Divide Integer | $11-7$ |
| 11.8 | Divide Double Integer | $11-8$ |
| 11.9 | Return Fraction Double Integer | $11-9$ |
| 11.10 | Evaluating the Bits of the Status Word After Integer Math <br> Instructions | $11-10$ |

### 11.1 Add Integer

Description A signal state of 1 at the Enable (EN) input activates the Add Integer instruction. This instruction adds inputs IN1 and IN2. The result can be scanned at OUT. If the result is outside the permissible range for an integer, the OV and OS bit of the status word are 1 and the ENO is 0 .

Certain restrictions apply to the placement of integer math boxes (see Section 6.1).

Table 11-1 Add Integer Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
|  | EN | BOOL | I, Q, M, D, L | Enable input |
| ADD_I  <br> EN ENO <br> IN1  <br> IN2 OUT | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN1 | INT | I, Q, M, D, L | First value for addition |
|  | IN2 | INT | I, Q, M, D, L | Second value for addition |
|  | OUT | INT | I, Q, M, D, L | Result of addition |


|  |  |  |  | $\mathrm{NOT} \stackrel{\text { Q } 4.0}{(\mathrm{~S})}$ <br> MW10 |  | A signal state of 1 at input 10.0 activates the ADD_I box. The result of the addition MW0 + MW2 is put into memory word MW10. If the result is outside the permissible range for an integer or the signal state of input I 0.0 is 0 , output Q 4.0 is set. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Status Word Bits |  |  |  |  |  |  |  |  |  |
| Function is executed (EN = 1): |  |  |  |  |  |  |  |  |  |
|  | BR | CC 1 | CC 0 | OV | OS | OR | STA | RLO | FC |
| Write | x | x | x | x | x | x | 1 | x | x |

Figure 11-1 Add Integer

### 11.2 Add Double Integer

Description A signal state of 1 at the Enable (EN) input activates the Add Double Integer instruction. This instruction adds inputs IN1 and IN2. The result can be scanned at OUT. If the result is outside the permissible range for a double integer, the OV and the OS bit of the status word are 1 and the ENO is 0 .

Certain restrictions apply to the placement of integer math boxes (see Section 6.1.

Table 11-2 Add Double Integer Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| ADD_DI  <br> EN ENO <br> - IN1 <br> -  <br> - IN2 OUT | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN1 | DINT | I, Q, M, D, L | First value for addition |
|  | IN2 | DINT | I, Q, M, D, L | Second value for addition |
|  | OUT | DINT | I, Q, M, D, L | Result of addition |


|  |  |  |  |  |  | A signal state of 1 at input 10.0 activates the ADD_DI box. The result of the addition MD0 + MD4 is put into memory double word MD10. If the result is outside the permissible range for a double integer or the signal state of input $I 0.0$ is 0 , output Q 4.0 is set. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Status Word Bits |  |  |  |  |  |  |  |  |  |
| Function is executed (EN=1): |  |  |  |  |  |  |  |  |  |
|  | BR | CC 1 | CC 0 | OV | OS | OR | STA | RLO | FC |
| Write | X | x | x | x | x | x | 1 | x | x |

Figure 11-2 Add Double Integer

### 11.3 Subtract Integer

Description A signal state of 1 at the Enable (EN) input activates the Subtract Integer instruction. This instruction subtracts input IN2 from IN1. The result can be scanned at OUT. If the result is outside the permissible range for an integer, the OV and the OS bit of the status word are 1 and the ENO is 0 .

Certain restrictions apply to the placement of integer math boxes (see Section 6.1.

Table 11-3 Subtract Integer Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| SUB_I  <br> EN ENO <br> $-\operatorname{IN} 1$  <br> $-\operatorname{IN} 2$ OUT | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN1 | INT | I, Q, M, D, L | First value (from which to subtract) |
|  | IN2 | INT | I, Q, M, D, L | Value to subtract from first value |
|  | OUT | INT | I, Q, M, D, L | Result of subtraction |



Figure 11-3 Subtract Integer

### 11.4 Subtract Double Integer

Description A signal state of 1 at the Enable (EN) input activates the Subtract Double Integer instruction. This instruction subtracts input IN2 from IN1. The result can be scanned at OUT. If the result is outside the permissible range for a double integer, the OV and the OS bit of the status word are 1 and the ENO is 0 .

Certain restrictions apply to the placement of integer math boxes (see Section 6.1.

Table 11-4 Subtract Double Integer Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| SUB_DI  <br> EN ENO - <br> $-\operatorname{IN1}$  <br> $-\operatorname{IN2}$ OUT | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN1 | DINT | I, Q, M, D, L | First value (from which to subtract) |
|  | IN2 | DINT | I, Q, M, D, L | Value to subtract from first value |
|  | OUT | DINT | I, Q, M, D, L | Result of subtraction |



Figure 11-4 Subtract Double Integer

### 11.5 Multiply Integer

Description A signal state of 1 at the Enable (EN) input activates the Multiply Integer instruction. This instruction multiplies inputs IN1 and IN2. The result is a 32 -bit integer that can be scanned at OUT. If the result is outside the permissible range for a 16-bit integer, the OV and the OS bit of the status word are 1 and the ENO is 0 .

Certain restrictions apply to the placement of integer math boxes (see Section 6.1).

Table 11-5 Multiply Integer Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| MUL_I  <br> EN ENO <br> - IN1  <br> - IN2 | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN1 | INT | I, Q, M, D, L | First value for multiplication |
|  | IN2 | INT | I, Q, M, D, L | Second value for multiplication |
|  | OUT | DINT | I, Q, M, D, L | Result of multiplication |



Figure 11-5 Multiply Integer

### 11.6 Multiply Double Integer

Description A signal state of 1 at the Enable (EN) input activates the Multiply Double Integer instruction. This instruction multiplies inputs IN1 and IN2. The result can be scanned at OUT. If the result is outside the permissible range for a double integer, the OV and the OS bit of the status word are 1 and the ENO is 0.

Certain restrictions apply to the placement of integer math boxes (see Section 6.1).

Table 11-6 Multiply Double Integer Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| MUL_DI  <br> EN ENO <br> - IN1  <br> - IN2 OUT | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN1 | DINT | I, Q, M, D, L | First value for multiplication |
|  | IN2 | DINT | I, Q, M, D, L | Second value for multiplication |
|  | OUT | DINT | I, Q, M, D, L | Result of multiplication |



Figure 11-6 Multiply Double Integer

### 11.7 Divide Integer

## Description

A signal state of 1 at the Enable (EN) input activates the Divide Integer instruction. This instruction divides input IN1 by IN2. The integer quotient (truncated result) can be scanned at OUT. The remainder cannot be scanned. If the quotient is outside the permissible range for an integer, the OV and the OS bit of the status word are 1 and the ENO is 0 .

Certain restrictions apply to the placement of integer math boxes (see Section 6.1).

Table 11-7 Divide Integer Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| DIV_I  <br> EN ENO <br> - IN1  <br> - IN2 OUT | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN1 | INT | I, Q, M, D, L | Dividend |
|  | IN2 | INT | I, Q, M, D, L | Divisor |
|  | OUT | INT | I, Q, M, D, L | Result of division |


|  |  |  | $-11$ $-M M$ | $-(S$ | A signal state of 1 at input 10.0 activates the DIV_I box. The quotient of dividing MW0 by MW2 is put into memory word MW10. If the quotient is outside the permissible range for an integer or the signal state of input I 0.0 is 0 , output $Q 4.0$ is set. |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Status Word Bits |  |  |  |  |  |  |  |  |  |
| Function is executed (EN = 1): |  |  |  |  |  |  |  |  |  |
|  | BR | CC 1 | CC 0 | OV | OS | OR | STA | RLO | FC |
| Write | x | x | x | x | x | x | 1 | x | x |

Figure 11-7 Divide Integer

### 11.8 Divide Double Integer

## Description

> A signal state of 1 at the Enable (EN) input activates the Divide Double Integer instruction. This instruction divides input IN1 by IN2. The quotient (truncated result) can be scanned at OUT. The Divide Double Integer instruction stores the quotient as a single 32-bit value in DINT format. This instruction does not produce a remainder. If the quotient is outside the permissible range for a double integer, the OV and the OS bit of the status word are 1 and the ENO is 0 .
> Certain restrictions apply to the placement of integer math boxes (see Section 6.1 .

Table 11-8 Divide Double Integer Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| DIV_DI  <br> EN ENO <br> - IN1  <br> - IN2 OUT | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN1 | DINT | I, Q, M, D, L | Dividend |
|  | IN2 | DINT | I, Q, M, D, L | Divisor |
|  | OUT | DINT | I, Q, M, D, L | Result of division |



Figure 11-8 Divide Double Integer

### 11.9 Return Fraction Double Integer

## Description

A signal state of 1 at the Enable (EN) input activates the Return Fraction Double Integer instruction. This instruction divides input IN1 by IN2. The remainder (fraction) can be scanned at OUT. If the result is outside the permissible range for a double integer, the OV and the OS bit of the status word are 1 and the ENO is 0 .

Certain restrictions apply to the placement of integer math boxes (see Section 6.1).

Table 11-9 Return Fraction Double Integer Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
|  | EN | BOOL | I, Q, M, D, L | Enable input |
| $-$MOD  <br> EN ENO <br> - IN1  <br> - $O U T$ | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN1 | DINT | I, Q, M, D, L | Dividend |
|  | IN2 | DINT | I, Q, M, D, L | Divisor |
|  | OUT | DINT | I, Q, M, D, L | Remainder |



Figure 11-9 Return Fraction Double Integer

### 11.10 Evaluating the Bits of the Status Word After Integer Math Instructions

The basic math instructions affect the following bits in the status word:

- CC 1 and CC 0
- OV
- OS

A dash (-) in the table means that the bit is not affected by the result of the instruction.

Table 11-10 Signal State of the Status Word Bits: Result in Valid Range

| Valid Range for the Result with Integers <br> (16 and 32 bits) | Status Word Bits |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | CC 1 | CC 0 | OV | OS |
| 0 (zero) | 0 | 0 | 0 | - |
| 16 bits: $-32768 \leq$ result $<0$ (negative number) <br> 32 bits: $-2147483648 \leq$ result $<0$ (negative <br> number) | 0 | 1 | 0 | - |
| 16 bits: $32767 \geq$ result $>0$ (positive number) <br> 32 bits: $2147483647 \geq$ result $>0$ (positive <br> number) | 1 | 0 | 0 | - |

Table 11-11 Signal State of the Status Word Bits: Result not in Valid Range

| Invalid Range for the Result with Integers <br> (16 and $\mathbf{3 2}$ bits) | Status Word Bits |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | CC 1 | CC 0 | OV | OS |
| 16 bits: result $>$ <br> 32 bits: result $>$ $\mathbf{3 2 7 6 7 \text { (positive number) }} 2147483647$ (positive number) | 1 | 0 | 1 | 1 |
| 16 bits: result $<-32768$ (negative number) <br> 32 bits: result $<-2147483648$ (negative number) | 0 | 1 | 1 | 1 |

Table 11-12 Signal State of the Status Word Bits: Integer Math Instructions (32 Bits) +D , /D and MOD

| Instruction | Status Word Bits |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | CC 1 | CC 0 | OV | OS |
| +D: result $=-4$ 294 967 296 | 0 | 0 | 1 | 1 |
| /D or MOD: division by 0 | 1 | 1 | 1 | 1 |

## Floating-Point Math Instructions

## Chapter Overview

| Section | Description | Page |
| :--- | :--- | ---: |
| 12.1 | Overview | $\boxed{12-2}$ |
| 12.2 | Add Floating-Point Numbers | $12-3$ |
| 12.3 | Subtract Floating-Point Numbers | $12-4$ |
| 12.4 | Multiply Floating-Point Numbers | $12-5$ |
| 12.5 | Divide Floating-Point Numbers | $12-6$ |
| 12.6 | Evaluating the Bits of the Status Word After Floating-Point <br> Instructions | $\boxed{12-7}$ |
| 12.7 | Establishing the Absolute Value of a Floating-Point Number | $12-8$ |
| 12.8 | Establishing the Square and/or the Square Root of a <br> Floating-Point Number | $12-9$ |
| 12.9 | Establishing the Natural Logarithm of a Floating-Point <br> Number | $12-11$ |
| 12.10 | Establishing the Exponential Value of a Floating-Point <br> Number | $12-12$ |
| 12.11 | Establishing the Trigonometrical Functions of Angles as <br> Floating-Point Numbers | $12-13$ |

### 12.1 Overview

You can use the floating-point math instructions to perform the following math instructions using two 32-bit IEEE floating-point numbers:

- Add
- Subtract
- Multiply
- Divide

The IEEE 32-bit floating-point numbers belong to the data type called REAL. For information on the format of floating-point (real) numbers, see Appendix C.

Using floating-point math, you can carry out the following operations with one 32-bit IEEE floating-point number:

- Establish the square (SQR) and the square root (SQRT) of a floating-point number
- Establish the natural logarithm (LN) of a floating-point number
- Establish the exponential value (EXP) of a floating-point number to base e (= $2.71828 \ldots$ )
- Establish the following trigonometrical functions of an angle represented as a 32-bit IEEE floating-point number:
- Establish the sine of a floating-point number (SIN) and establish the arc sine of a floating-point number (ASIN)
- Establish the cosine of a floating-point number (COS) and establish the arc cosine of a floating-point number (ACOS)
- Establish the tangent of a floating-point number (TAN) and establish the arc tangent of a floating-point number (ATAN)


### 12.2 Add Floating-Point Numbers

Description A signal state of 1 at the Enable (EN) input activates the Add Floating-Point Numbers instruction. This instruction adds inputs IN1 and IN2. The result can be scanned at OUT. If the result is outside the permissible range for a floating-point number (overflow or underflow), the OV and the OS bit of the status word are 1 and ENO is 0 . You will find information on evaluating the displays in the status word in Section 12.6 .

Certain restrictions apply to the placement of floating-point math boxes (see Section 6.1).

Table 12-1 Add Real Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| ADD_R  <br> EN ENO <br> IN1  <br> IN2 OUT | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN1 | REAL | I, Q, M, D, L | First value for addition |
|  | IN2 | REAL | I, Q, M, D, L | Second value for addition |
|  | OUT | REAL | I, Q, M, D, L | Result of addition |



Figure 12-1 Add Real

### 12.3 Subtract Floating-Point Numbers

## Description A signal state of 1 at the Enable (EN) input activates the Subtract

Floating-Point Numbers instruction. This instruction subtracts input IN2 from IN1. The result can be scanned at OUT. If the result is outside the permissible range for a floating-point number (overflow or underflow), the OV and the OS bit of the status word is 1 and ENO is 0 . You will find information on evaluating the displays in the status word in Section 12.6 .

Certain restrictions apply to the placement of floating-point math boxes (see Section 6.1.

Table 12-2 Subtract Real Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| SUB_R  <br> EN ENO <br> - IN1  <br> - IN2 OUT | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN1 | REAL | I, Q, M, D, L | First value (from which to subtract) |
|  | IN2 | REAL | I, Q, M, D, L | Value to subtract from first value |
|  | OUT | REAL | I, Q, M, D, L | Result of subtraction |



Figure 12-2 Subtract Real

### 12.4 Multiply Floating-Point Numbers

Description A signal state of 1 at the Enable (EN) input activates the Multiply Floating-Point Numbers instruction. This instruction multiplies inputs IN1 and IN2. The result can be scanned at OUT. If the result is outside the permissible range for a floating-point number (overflow or underflow), the OV and the OS bit of the status word are 1 and ENO is 0 . You will find information on evaluating the displays in the status word in Section 12.6

Certain restrictions apply to the placement of floating-point math boxes (see Section 6.1).

Table 12-3 Multiply Real Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| MUL_R  <br> EN ENO <br> - IN1  <br> - IN2 OUT | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN1 | REAL | I, Q, M, D, L | First value for multiplication |
|  | IN2 | REAL | I, Q, M, D, L | Second value for multiplication |
|  | OUT | REAL | I, Q, M, D, L | Result of multiplication |



Figure 12-3 Multiply Real

### 12.5 Divide Floating-Point Numbers

## Description

A signal state of 1 at the Enable (EN) input activates the Divide Floating-Point Numbers instruction. This instruction divides input IN1 by IN2. The result can be scanned at $O$. If the result is outside the permissible range for a floating-point number (overflow or underflow), the OV and the OS bit of the status word are 1 and ENO is 0 . You will find information on evaluating the displays in the status word in Section 12.6 .

Certain restrictions apply to the placement of floating-point math boxes (see Section 6.1).

Table 12-4 Divide Real Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| $$ | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN1 | REAL | I, Q, M, D, L | Dividend |
|  | IN2 | REAL | I, Q, M, D, L | Divisor |
|  | O | REAL | I, Q, M, D, L | Result of division |



Figure 12-4 Divide Real

### 12.6 Evaluating the Bits of the Status Word After Floating-Point Instructions

## Description

The math instructions affect the following bits in the status word:

- CC 1 and CC 0
- OV
- OS

A hyphen (-) entered in a bit column of the table means that the bit in question is not affected by the result of the integer math instruction.

Table 12-5 Signal State of Status Word Bits for Floating-Point Math Result that is in Valid Range

| Valid Range for a Floating-Point Result (32 Bits) | Bits of Status Word |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | CC 1 | CC 0 | OV | OS |
| $+0,-0$ (zero) | 0 | 0 | 0 | - |
| $\begin{array}{c}-3.402823 \mathrm{E}+38<\text { Result }<-1.175494 \mathrm{E}-38 \\ \text { (negative number) }\end{array}$ | 0 | 1 | 0 | - |
| $+1.175494 \mathrm{E}-38<$ Result $<3.402823 \mathrm{E}+38$ |  |  |  |  |
| (positive number) |  |  |  |  |$)$

Table 12-6 Signal State of Status Word Bits for Floating-Point Math Result that is not in Valid Range

| Range Not Valid for a Floating-Point Result (32 Bits) | Bits of Status Word |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | CC 1 | CC 0 | OV | OS |
| $-1.175494 \mathrm{E}-38<$ Result $<-1.401298 \mathrm{E}-45$ (negative number) Underflow | 0 | 0 | 1 | 1 |
| $+1.401298 \mathrm{E}-45<$ Result $<+1.175494 \mathrm{E}-38$ (positive number) Underflow | 0 | 0 | 1 | 1 |
| $\begin{aligned} & \text { Result }<\quad-3.402823 \mathrm{E}+38 \\ & \text { (negative number) Overflow } \end{aligned}$ | 0 | 1 | 1 | 1 |
| Result > -3.402823E+38 (positive number) Overflow | 1 | 0 | 1 | 1 |
| $\begin{gathered} \text { Result }<-3.402823 \mathrm{E}+38 \\ \text { or Result }>+3.402823 \mathrm{E}+38 \\ \text { no floating-point number } \end{gathered}$ | 1 | 1 | 1 | 1 |

### 12.7 Establishing the Absolute Value of a Floating-Point Number

## Description With the Establishing the Absolute Value of a Floating-Point Number

 instruction you can establish the absolute value of a floating-point number.Table 12-7 Box ABS and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| ABS  <br> EN ENO <br> IN OUT | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN | REAL | I, Q, M, D, L | Input value: real |
|  | OUT | REAL | I, Q, M, D, L | Output value: absolute value of the real number |



Figure 12-5Establishing the Absolute Value of a Floating-Point Number

### 12.8 Establishing the Square and/or the Square Root of a Floating-Point Number

Description

## Parameters

With the Establishing the Square of a Floating-Point Number instruction, you can square a floating-point number.
With the instruction Establishing the Square Root of a Floating-Point Number, you can extract the square root of a floating-point number. This instruction produces a positive result when the address is greater than " 0 ". Sole exception: the square root of -0 is -0 .

You can find information on the effects that the instructions SQR and SQRT have on the status bits CC 1, CC 0, OV and OS in Section 12.6.

Table 12-8 shows the box SQR and describes the parameters. Table 12-9 shows the box SQRT and describes the parameters.

Table 12-8 Box SQR and Parameters


Table 12-9 Box SQRT and Parameters



Figure 12-6 Establishing the Square Root of a Floating-Point Number

### 12.9 Establishing the Natural Logarithm of a Floating-Point Number

## Description With the Establishing the Natural Logarithm of a Floating-Point Number instruction you can determine the natural logarithm of a floating-point number. <br> You can find information on the effects that the instruction LN has on the status bits CC 1, CC 0, OV and OS in Section 12.6.

Table 12-10 Box LN and Parameters



Figure 12-7 Establishing the Natural Logarithm of a Floating-Point Number

### 12.10 Establishing the Exponential Value of a Floating-Point Number

## Description

With the Establishing the Exponential Value of a Floating-Point Number instruction you can establish the exponential value of a floating-point number to base e (=2.71828 $\ldots$ ).

You can find information on the effects that the instruction EXP has on the status bits CC 1, CC 0, OV and OS in Section 12.6 .

Table 12-11 Box EXP and Parameters


|  | D0 | EXP EN EN |  |  |  | The box EXP is activated when I $0.0=1$. The result of EXP (MDO) is stored in the memory double word MD10. If MD0 $<0$ or if the result is outside of the permissible area for floating-point numbers or if the signal state of $10.0=0$, output Q 4.0 is set. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Status Word Bits |  |  |  |  |  |  |  |  |  |
| Function is executed ( $\mathrm{EN}=1$ ): |  |  |  |  |  |  |  |  |  |
|  | BR | CC 1 | CC 0 | OV | OS | OR | STA | RLO | FC |
| Write |  | x | x | x | x | 0 | x | x | 1 |

Figure 12-8 Establishing the Exponential Value of a Floating-Point Number

### 12.11 Establishing the Trigonometrical Functions of Angles as Floating-Point Numbers

## Description

With the following instructions, you can establish the trigonometrical functions of angles represented as 32-bit IEEE floating-point numbers.

| Instruction | Explanation |
| :--- | :--- |
| SIN | Establish the sine of an angle given in the radian measure. |
| ASIN | Establish the arc sine of a floating-point number. The result is an angle <br> that is given in the radian measure. The value lies within the following <br> range: <br> $\pi / 2 \leq$ arc sine $\leq+\pi / 2$, where $\pi=3.14$. |
| COS | Establish the cosine of a floating-point number from an angle given in <br> the radian measure. |
| ACOS | Establish the arc cosine of a floating-point number. The result is an <br> angle that is given in the radian measure. The value lies within the <br> following range: <br> $0 \leq$ arc cosine $\leq+\pi$, where $\pi=3.14 \ldots$ |
| TAN | Establish the tangent of a floating-point number from an angle given in <br> the radian measure. |
| ATAN | Establish the arc tangent of a floating-point number. The result is an <br> angle that is given in the radian measure. The value lies within the <br> following range: <br> $\pi / 2 \leq$ arc tangent $\leq+\pi / 2$, where $\pi=3.14 \ldots$ |

You can find information on the effects that the instructions SIN, ASIN, COS, ACOS, TAN and ATAN have on the status bits CC $1, \mathrm{CC} 0, \mathrm{OV}$ and OS in Section 12.6

## Parameters

Tables 12-12 to 12-17 show the boxes SIN, ASIN, COS, ACOS, TAN and ATAN and describe the parameters.

Table 12-12 Box SIN and Parameters


Table 12-13 Box ASIN and Parameters


Table 12-14 Box COS and Parameters

| LAD Box | Parameter | Data <br> Type | Memory <br> Area | Description |
| :---: | :--- | :--- | :--- | :--- |
| COS <br> EN ENO <br> IN OUT |  |  |  |  |

Table 12-15 Box ACOS and Parameters

| LAD Box | Parameter | Data <br> Type | Memory <br> Area | Description |
| :---: | :--- | :--- | :--- | :--- |
| ACOS <br> EN ENO <br> IN OUT | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN | REAL | I, Q, M, D, L | Number |
|  | OUT | REAL | I, Q, M, D, L | Arc cosine of the <br> number |

Table 12-16 Box TAN and Parameters


Table 12-17 Box ATAN and Parameters

| LAD Box | Parameter | Data <br> Type | Memory <br> Area | Description |
| :---: | :--- | :--- | :--- | :--- |
| ATAN <br> EN ENO <br> IN OUT | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN | REAL | I, Q, M, D, L | Number |
|  | OUT | REAL | I, Q, M, D, L | Arc tangent of the <br> number |



Figure 12-9 Establishing the Sine of a Floating-Point Number

## Comparison Instructions

## Chapter Overview

| Section | Description | Page |
| :--- | :--- | ---: |
| 13.1 | Compare Integer | $13-2$ |
| 13.2 | Compare Double Integer | $13-3$ |
| 13.3 | Compare Floating-Point Numbers | $13-5$ |

### 13.1 Compare Integer

Description
The Compare Integer instruction carries out a compare operation on the basis of 16-bit floating-point numbers. You can use this instruction like a normal contact. This instruction compares inputs IN1 and IN2 according to the type of comparison you select from the browser. Table 13-1 lists the valid comparisons.

If the comparison is true, the result of logic operation (RLO) of the comparison is 1 . Otherwise, it is 0 . There is no negation of the compare output because this logic can also be handled by the inverse compare function.

Table 13-1 Types of Comparisons for Integers

| Type of Comparison | Symbols in Name at Top of Box |
| :--- | :---: |
| IN1 is equal to IN2. | $==$ |
| IN1 is not equal to IN2. | $\gg$ |
| IN1 is greater than IN2. | $>$ |
| IN1 is less than IN2. | $>=$ |
| IN1 is greater than or equal to IN2. | $<=$ |
| IN1 is less than or equal to IN2. | $>$ |

Table 13-2 Compare Integer Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :--- | :--- | :--- | :--- |
| CMP <br> $==1$ <br> - IN1 <br> - IN2 | IN1 | INT | I, Q, M, D, L | First value to compare |
|  |  | IN2 | INT | I, Q, M, D, L |


| Output Q 4.0 is set if the following conditions exist: <br> - There is a signal state of 1 at inputs I 0.0 and I 0.1 <br> - And MW0 = MW2 <br> - And there is a signal state of 1 at input 10.2 |  |  |  |  |  | Output Q 4.0 is set if the following conditions exist: <br> - There is a signal state of 1 at inputs I 0.0 and I 0.1 <br> - And MW0 = MW2 <br> - And there is a signal state of 1 at input 10.2 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Status Word Bits |  |  |  |  |  |  |  |  |  |
| Comparison is true: |  |  |  |  |  |  |  |  |  |
|  | BR | CC 1 | CCo | OV | OS | OR | STA | RLO | FC |
| Write | - | X | X | 0 | - | X | 1 | x | 1 |

Figure 13-1 Compare Integer

### 13.2 Compare Double Integer

## Description

The Compare Double Integer instruction carries out a compare operation on the basis of 32-bit floating-point numbers. You can use this instruction like a normal contact. This instruction compares inputs IN1 and IN2 according to the type of comparison you select from the browser. Table 13-3 lists the valid comparisons.

If the comparison is true, the result of logic operation (RLO) of the function is 1 . Otherwise it is 0 . There is no negation of the compare output, because this logic can also be handled by the inverse compare function.

Table 13-3 Types of Comparisons for Double Integers

| Type of Comparison | Symbols in Name at Top of Box |
| :--- | :---: |
| IN1 is equal to IN2. | $==$ |
| IN1 is not equal to IN2. | $<>$ |
| IN1 is greater than IN2. | $>$ |
| IN1 is less than IN2. | $<$ |
| IN1 is greater than or equal to IN2. | $>=$ |
| IN1 is less than or equal to IN2. | $<=$ |

Table 13-4 Compare Double Integer Box and Parameters (Example: not equal)

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| CMP | IN1 | DINT | I, Q, M, D, L | First value to compare |
| IN2 | IN2 | DINT | I, Q, M, D, L | Second value to compare |

Output Q 4.0 is set if the following conditions exist:

- There is a signal state of 1 at inputs I 0.0 and at I 0.1
- And MD0 = MD4
- And there is a signal state of 1 at input 10.2


## Status Word Bits

## Comparison is true:

|  | BR | CC 1 | CC 0 | OV | OS | OR | STA | RLO | FC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write | - | $x$ | $x$ | 0 | - | $x$ | 1 | $x$ | 1 |

Figure 13-2 Compare Double Integer

### 13.3 Compare Floating-Point Numbers

## Description

The Compare Floating-Point Numbers instruction triggers a comparison operation. You can use this instruction like a normal contact. This instruction compares inputs IN1 and IN2 according to the type of comparison you select from the browser. Table 13-5 lists the valid comparisons.

If the comparison is true, the result of logic operation (RLO) of the function is 1 . Otherwise it is 0 . There is no negation of the compare output, because this logic can also be handled by the inverse compare function.

Table 13-5 Types of Comparisons for Floating-Point Numbers

| Type of Comparison | Symbols in Name at Top of Box |
| :--- | :---: |
| IN1 is equal to IN2. | $==$ |
| IN1 is not equal to IN2. | $\gg$ |
| IN1 is greater than IN2. | $<$ |
| IN1 is less than IN2. | $>=$ |
| IN1 is greater than or equal to IN2. | $<=$ |
| IN1 is less than or equal to IN2. | $>$ |

Table 13-6 Compare Floating-Point Numbers: Box and Parameters (Example: less than)



Figure 13-3 Compare Floating-Point Numbers

## Move and Conversion Instructions

| Section | Description | Page |
| :--- | :--- | ---: |
|  | 14.1 | Assign a Value |
| 14.2 | BCD to Integer | $\boxed{14-2}$ |
| 14.3 | Integer to BCD | $\boxed{14-4}$ |
| 14.4 | Integer to Double Integer | $\boxed{14-6}$ |
| 14.5 | BCD to Double Integer | $14-7$ |
| 14.6 | Double Integer to BCD | $14-8$ |
| 14.7 | Double Integer to Floating-Point Number | $\boxed{14-9}$ |
| 14.8 | Ones Complement Integer | $14-10$ |
| 14.9 | Ones Complement Double Integer | $14-11$ |
| 14.10 | Twos Complement Integer | $14-12$ |
| 14.11 | Twos Complement Double Integer | $14-13$ |
| 14.12 | Negate Floating-Point Number | $14-14$ |
| 14.13 | Round to Double Integer | $14-15$ |
| 14.14 | Truncate Double Integer Part | $14-16$ |
| 14.15 | Ceiling | $14-17$ |
| 14.16 | Floor | $14-18$ |

### 14.1 Assign a Value

## Description

The Assign a Value instruction enables you to pre-assign a variable with a specific value.

The value specified at the IN input is copied to the address specified at the OUT output. ENO has the same signal state as EN.

With the MOVE box, the Assign a Value instruction can copy all data types that are 8,16 , or 32 bits in length. User-defined data types such as arrays or structures have to be copied with the Direct Word Move integrated system function (see the Programming Manual /234/).

The Assign a Value instruction is affected by the Master Control Relay (MCR). For more information on how the MCR functions, see Section 20.5.

Certain restrictions apply to the placement of the Assign a Value box (see Section 6.1).

Table 14-1 Assign a Value Box and Parameters



Figure 14-1 Assign a Value

## Pre-Assigning a Specific Value to a Variable

For information on integrated system functions that act as move instructions which can pre-assign a specific value to a variable or which can copy variables of varying types, see the Programming Manual /234/.

### 14.2 BCD to Integer

## Description

The BCD to Integer conversion instruction reads the contents specified in the input parameter IN as a three-digit number in binary coded decimal format (BCD,$\pm 999$ ) and converts this number to an integer value. The output parameter OUT provides the result.

ENO and EN always have the same signal state.
If a place of a BCD number is in the invalid range of 10 to 15 , a BCDF error occurs during an attempted conversion.

- The CPU goes into the STOP mode. "BCD Conversion Error" is entered in the diagnostic buffer with event ID number 2521.
- If OB121 is programmed, it is called. For more information on programming OB121, see the Programming Manual /234/.

Certain restrictions apply to the placement of the BCD to Integer conversion box (see Section 6.1).

Table 14-2 BCD to Integer Conversion Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :--- | :--- | :--- | :--- |
| BCD_I <br> EN ENO <br> IN OUT <br> IN | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN | WORD | I, Q, M, D, L | Number in BCD format |
|  | OUT | INT | I, Q, M, D, L | Integer value of BCD number |



Figure 14-2 $B C D$ to Integer

### 14.3 Integer to BCD

## Description

The Integer to BCD conversion instruction reads the contents specified in the input parameter IN as an integer value and converts this value to a three-digit number in binary coded decimal format (BCD, $\pm 999$ ). The output parameter OUT provides the result. If an overflow occurs, ENO is 0 .

Certain restrictions apply to the placement of the Integer to BCD conversion box (see Section6.1).

Table 14-3 Integer to BCD Conversion Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :--- | :--- | :--- | :--- |
| I_BCD <br> EN ENO <br> IN OUT <br> IN | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN | INT | I, Q, M, D, L | Integer number |
|  | OUT | WORD | I, Q, M, D, L | Result in BCD format |


|  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Status Word Bits |  |  |  |  |  |  |  |  |  |
| Function is executed (EN=1): |  |  |  |  |  |  |  |  |  |
| Write | $\begin{gathered} B R \\ 1 \end{gathered}$ | $\text { CC } 1$ | $\begin{gathered} \text { CC } 0 \\ - \end{gathered}$ | OV x | O | OR 0 | STA 1 | $\begin{gathered} \text { RLO } \\ x \end{gathered}$ | $\begin{gathered} \text { FC } \\ \mathrm{x} \end{gathered}$ |

Figure 14-3 Integer to BCD

### 14.4 Integer to Double Integer

## Description

The Integer to Double Integer conversion instruction reads the contents specified in the input parameter IN as an integer and converts the integer to a double integer. The output parameter OUT provides the result. ENO and EN always have the same signal state.

Certain restrictions apply to the placement of the Integer to Double Integer conversion box (see Section 6.1).

Table 14-4 Integer to Double Integer Conversion Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
|  | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN | INT | I, Q, M, D, L | Value to convert |
|  | OUT | DINT | I, Q, M, D, L | Result |



Figure 14-4 Integer To Double Integer

### 14.5 BCD to Double Integer

## Description

The BCD to Double Integer conversion instruction reads the contents specified in the input parameter IN as a seven-digit number in binary coded decimal format ( $\mathrm{BCD}, \pm 9,999,999$ ) and converts this number to a double integer value. The output parameter OUT provides the result.

ENO and EN always have the same signal state.
If a place of a BCD number is in the invalid range of 10 to 15 , a BCDF error occurs during an attempted conversion.

- The CPU goes into the STOP mode. "BCD Conversion Error" is entered in the diagnostic buffer with event ID number 2521.
- If OB121 is programmed, it is called. For more information on programming OB121, see the Programming Manual /234/.

Certain restrictions apply to the placement of the BCD to Double Integer conversion box (see Section 6.1).

Table 14-5 BCD to Double Integer Conversion Box and Parameters


|  |  | $\begin{aligned} & \text { BCL } \\ & \text { EN } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{DI} \\ & \mathrm{ENO} \\ & \mathrm{OUT} \\ & \hline \end{aligned}$ |  |  | If the signal state of input I 0.0 is 1 , the conversion is executed. The contents of memory double word MD8 is read as a seven-digit number in BCD format and converted to a double integer. The result is stored in memory double word MD12. If the conversion is not executed, the signal state of output Q 4.0 is $1(E N O=E N)$. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Status Word Bits |  |  |  |  |  |  |  |  |  |
| Function is executed (EN=1): |  |  |  |  |  |  |  |  |  |
| Write | $\begin{gathered} \text { BR } \\ 1 \end{gathered}$ | $\text { CC } 1$ | $\text { CC } 0$ | OV | OS | OR 0 | STA | RLO | $\begin{gathered} \text { FC } \\ \mathrm{x} \end{gathered}$ |

Figure 14-5 BCD to Double Integer

### 14.6 Double Integer to BCD

## Description

The Double Integer to BCD conversion instruction reads the contents specified in the input parameter IN as a double integer value and converts this value to a seven-digit number in BCD format ( $\pm 9,999,999$ ). The output parameter OUT provides the result. If an overflow occurs, ENO is 0 .

Certain restrictions apply to the placement of the Double Integer to BCD conversion box (see Section 6.1).

Table 14-6 Double Integer to BCD Conversion Box and Parameters


| $\square^{1}$ | .0 <br> MD8 |  | $\begin{array}{l\|l\|l} \mathrm{D} & \\ \mathrm{NO} & -1 \\ \mathrm{JT} & -1 \end{array}$ |  |  | If the signal state of input $I 0.0$ is 1 , the conversion is executed. The contents of memory double word MD8 is read as a double integer and converted to a seven-digit number in BCD format. The result is stored in memory double word MD12. If an overflow occurred, the signal state of output Q 4.0 is 1 . If the signal state at input EN is 0 (that is, if the conversion is not executed), the signal state of output Q 4.0 is also 1 . |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Status Word Bits |  |  |  |  |  |  |  |  |  |
| Function is executed ( $\mathrm{EN}=1$ ): |  |  |  |  |  |  |  |  |  |
| Write | BR x | CC 1 | CC 0 | OV | OS | OR | STA | RLO | FC |

Figure 14-6 Double Integer to BCD

### 14.7 Double Integer to Floating-Point Number

## Description The Double Integer to Floating-Point Number conversion instruction reads

 the contents specified in the input parameter IN as a double integer value and converts this value to a real number. The output parameter OUT provides the result. ENO and EN always have the same signal state.Certain restrictions apply to the placement of the Double Integer to Real conversion box (see Section6.1).

Table 14-7 Double Integer to Floating-Point Number Conversion Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| DI_R  <br> EN ENO <br> IN OUT | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN | DINT | I, Q, M, D, L | Value to convert |
|  | OUT | REAL | I, Q, M, D, L | Result |


|  |  |  |  |  |  | If the signal state of input I 0.0 is 1 , the conversion is executed. The contents of memory double word MD8 is read as an integer and converted to a real number. The result is stored in memory double word MD12. If the conversion is not executed, the signal state of output Q 4.0 is 1 ( $\mathrm{ENO}=\mathrm{EN}$ ). |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Status Word Bits |  |  |  |  |  |  |  |  |  |
| Function is executed ( $\mathrm{EN}=1$ ): |  |  |  |  |  |  |  |  |  |
| Write | $\begin{gathered} \mathrm{BR} \\ 1 \end{gathered}$ | $\text { CC } 1$ | $\text { CC } 0$ | OV | OS | OR 0 | STA | RLO 1 | $\begin{gathered} \text { FC } \\ x \end{gathered}$ |

Figure 14-7 Double Integer to Floating-Point Number

### 14.8 Ones Complement Integer

## Description

The Ones Complement Integer instruction reads the contents specified in the input parameter IN and performs the Boolean word logic instruction Exclusive Or Word (see Section 15.6) masked by $\mathrm{FFFF}_{\mathrm{H}}$, so that every bit is changed to its opposite value. The output parameter OUT provides the result. ENO and EN always have the same signal state.
Certain restrictions apply to the placement of the Ones Complement Integer conversion box (see Section 6.1).

Table 14-8 Ones Complement Integer Box and Parameters


|  | W8 | $$ | $\begin{array}{l\|l} \mathrm{NO} & -1 \\ \mathrm{JT} & -1 \end{array}$ | /10 |  | If the signal state of input I 0.0 is 1 , the conversion is executed. Every bit in MW8 is reversed. $\mathrm{MW8}=0000000000000000 \rightarrow$ $\text { MW10 = } 1111111111111111$ <br> If the conversion is not executed, the signal state of output Q 4.0 is $1(E N O=E N)$. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Status Word Bits |  |  |  |  |  |  |  |  |  |
| Function is executed (EN = 1): |  |  |  |  |  |  |  |  |  |
| Write | $\begin{gathered} \mathrm{BR} \\ \mathrm{x} \end{gathered}$ | $\text { CC } 1$ | $\text { CC } 0$ | OV | O | OR $\times$ | $\begin{gathered} \text { STA } \\ 1 \end{gathered}$ | $\begin{gathered} \text { RLO } \\ x \end{gathered}$ | $\begin{gathered} \overline{\mathrm{FC}} \\ \mathrm{x} \end{gathered}$ |

Figure 14-8 Ones Complement Integer

### 14.9 Ones Complement Double Integer

## Description

The Ones Complement Double Integer instruction reads the contents specified in the input parameter IN and performs the Boolean word logic operation Exclusive Or Word (see Section 15.6) masked by FFFF FFFF ${ }_{H}$, so that every bit is changed to the opposite value. The output parameter OUT provides the result. ENO and EN always have the same signal state.
Certain restrictions apply to the placement of the Ones Complement Double Integer conversion box (see Section 6.1).

Table 14-9 Ones Complement Double Integer Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| INV_DI  <br> EN ENO- <br> IN OUT | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN | DINT | I, Q, M, D, L | Input value |
|  | OUT | DINT | I, Q, M, D, L | Ones complement double integer |



Figure 14-9 Ones Complement Double Integer

### 14.10 Twos Complement Integer

## Description

The Twos Complement Integer instruction reads the contents specified in the input parameter IN and changes the sign (for example, from a positive value to a negative value). The output parameter OUT provides the result. If the signal state of EN is 0 , then the signal state of ENO is 0 . If the signal state of EN is 1 and an overflow occurs, the signal state of ENO is 0 .
Certain restrictions apply to the placement of the Twos Complement Integer conversion box (see Section 6.1).

Table 14-10 Twos Complement Integer Box and Parameters



Figure 14-10 Twos Complement Integer

### 14.11 Twos Complement Double Integer

## Description

The Twos Complement Double Integer instruction reads the contents specified in the input parameter IN and changes the sign (for example, from a positive value to a negative value). The output parameter OUT provides the result. If the signal state of EN is 0 , then the signal state of ENO is 0 . If the signal state of EN is 1 and an overflow occurs, the signal state of ENO is 0 .
Certain restrictions apply to the placement of the Twos Complement Double Integer conversion box (see Section6.1).

Table 14-11 Twos Complement Double Integer Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
|  | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN | DINT | I, Q, M, D, L | Input value |
|  | OUT | DINT | I, Q, M, D, L | Twos complement double integer |



Figure 14-11 Twos Complement Double Integer

### 14.12 Negate Floating-Point Number

The Negate Floating-Point Number instruction reads the contents specified in the input parameter IN and inverts the sign bit, that is, the instruction changes the sign of the number (for example from 0 for plus to 1 for minus). The bits of the exponent and mantissa remain the same. The output parameter OUT provides the result. ENO and EN always have the same signal state.

Certain restrictions apply to the placement of the Negate Floating-Point Number conversion box (see Section6.1).

Table 14-12 Negate Floating-Point Number Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| NEG_R  <br> EN ENO <br> IN OUT | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN | REAL | I, Q, M, D, L | Input value |
|  | OUT | REAL | I, Q, M, D, L | The result is the negated form of the input value. |



Figure 14-12 Negate Floating-Point Number

### 14.13 Round to Double Integer

## Description

The Round to Double Integer conversion instruction reads the contents specified in the input parameter IN as a real number and converts this number to a double integer, by rounding it to the nearest whole number. The result is the nearest integer component (that is, the nearest whole number). The output parameter OUT provides the result. If an overflow occurs, ENO is 0 .

Certain restrictions apply to the placement of the Round to Double Integer conversion box (see Section6.1).

Table 14-13 Round to Double Integer Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :--- | :--- | :--- | :--- |
| ROUND <br> EN ENO <br> EN <br> IN OUT | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN | REAL | I, Q, M, D, L | Value to round |
|  | OUT | DINT | I, Q, M, D, L | IN rounded to nearest whole number |



Figure 14-13 Round to Double Integer

### 14.14 Truncate Double Integer Part

## Description

The Truncate Double Integer Part conversion instruction reads the contents specified in the input parameter IN as a real number and converts this number to a double integer, by rounding it to the nearest lower or equal whole number. The result is the integer component of the specified real number (that is, the whole number part of the real number). The output parameter OUT provides the result. If an overflow occurs, ENO is 0 .

Certain restrictions apply to the placement of the Truncate Double Integer Part conversion box (see Section6.1).

Table 14-14 Truncate Double Integer Part Box and Parameters



Figure 14-14 Truncate Double Integer Part

### 14.15 Ceiling

## Description

The Ceiling conversion instruction reads the contents specified in the input parameter IN as a real number and converts this number to a double integer. The result is the lowest integer component which is greater than or equal to the specified real number. The output parameter OUT provides the result. If an overflow occurs, ENO is 0 .

Certain restrictions apply to the placement of the Ceiling conversion box (see Section6.1).

Table 14-15 Ceiling Conversion Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| CEIL  <br> EN ENO <br> IN OUT | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN | REAL | I, Q, M, D, L | Value to convert |
|  | OUT | DINT | I, Q, M, D, L | Result |


|  |  |  |  |  | If the signal state of input I 0.0 is 1 , the conversion is executed. The contents of memory double word MD8 is read as a real number and converted to a double integer by rounding to the next higher (or equal) whole number. The result is stored in memory double word MD12. If an overflow occurred, the signal state of output $Q 4.0$ is 1 . If the signal state at input EN is 0 (that is, if the conversion is not executed), the signal state of output Q 4.0 is also 1. |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Status Word Bits |  |  |  |  |  |  |  |  |  |
| Function is executed (EN=1): |  |  |  |  |  |  |  |  |  |
|  | BR | CC 1 | CC 0 | OV | OS | OR | STA | RLO | FC |
|  | Write x | - | - | x | x | x | 1 | x | x |

Figure 14-15 Ceiling

### 14.16 Floor

## Description

The Floor conversion instruction reads the contents specified in the input parameter IN as a real number and converts this number to a double integer. The result is the highest integer component which is lower than or equal to the specified real number. The output parameter OUT provides the result. If an overflow occurs, ENO is 0 .

Certain restrictions apply to the placement of the Floor conversion box (see Section6.1).

Table 14-16 Floor Conversion Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| FLOOR  <br> EN ENO <br> IN OUT | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN | REAL | I, Q, M, D, L | Value to convert |
|  | OUT | DINT | I, Q, M, D, L | Result |



Figure 14-16 Floor

## Word Logic Instructions

| Section |  | Description |  |
| :--- | :--- | ---: | :---: |
| Page |  |  |  |
|  | 15.1 | Overview |  |
| 15.2 | WAnd Word | $15-2$ |  |
| 15.3 | WAnd Double Word | $15-3$ |  |
| 15.4 | WOr Word | $15-4$ |  |
| 15.5 | WOr Double Word | $15-5$ |  |
| 15.6 | WXOr Word | $15-6$ |  |
| 15.7 | WXOr Double Word | $15-7$ |  |

### 15.1 Overview

## What Are Word Logic Instructions?

Word logic instructions compare pairs of words ( 16 bits ) and double words ( 32 bits) bit by bit, according to Boolean logic. The following instructions are available for performing word logic operations:

- (Word) And Word: Combines two words bit by bit, according to the And truth table.
- (Word) And Double Word: Combines two double words bit by bit, according to the And truth table.
- (Word) Or Word: Combines two words bit by bit, according to the Or truth table.
- (Word) Or Double Word: Combines two double words bit by bit, according to the Or truth table.
- (Word) Exclusive Or Word: Combines two words bit by bit, according to the Exclusive Or truth table.
- (Word) Exclusive Or Double Word: Combines two double words bit by bit, according to the Exclusive Or truth table.


### 15.2 WAnd Word

## Description

A 1 at the Enable (EN) input activates the (Word) And Word instruction. This instruction combines the two digital values indicated in inputs IN1 and IN2 bit by bit, according to the And truth table. The values are interpreted as pure bit patterns. The result can be scanned at the output OUT. ENO has the same signal state as EN.

The relationship of the result at output OUT to 0 affects condition code bit CC 1 of the status word as follows:

- If the result at output OUT is not equal to 0 , condition code bit CC 1 of the status word is set to 1 .
- If the result at output OUT is equal to 0 , condition code bit CC 1 of the status word is 0 .

Certain restrictions apply to the placement of word logic boxes (see Section 6.1).

Table 15-1 (Word) And Word Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| WAND_W  <br> EN ENO <br> - IN1  <br> - IN2 OUT | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN1 | WORD | I, Q, M, D, L | First value for logic operation |
|  | IN2 | WORD | I, Q, M, D, L | Second value for logic operation |
|  | OUT | WORD | I, Q, M, D, L | Result of logic operation |



Figure 15-1 (Word) And Word

### 15.3 WAnd Double Word

## Description

A 1 at the Enable (EN) input activates the (Word) And Double Word instruction. This instruction combines the two digital values indicated in inputs IN1 and IN2 bit by bit, according to the And truth table. The values are interpreted as pure bit patterns. The result can be scanned at the output OUT. ENO has the same signal state as EN.
The relationship of the result at output OUT to 0 affects condition code bit CC 1 of the status word as follows:

- If the result at output OUT is not equal to 0 , condition code bit CC 1 of the status word is set to 1 .
- If the result at output OUT is equal to 0 , condition code bit CC 1 of the status word is 0 .

Certain restrictions apply to the placement of word logic boxes (see Section 6.1).

Table 15-2 (Word) And Double Word Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| WAND_DW <br> EN <br> ENO <br> IN1 <br> - <br> IN2 OUT | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN1 | DWORD | I, Q, M, D, L | First value for logic operation |
|  | IN2 | DWORD | I, Q, M, D, L | Second value for logic operation |
|  | OUT | DWORD | I, Q, M, D, L | Result of logic operation |



Figure 15-2 (Word) And Double Word

### 15.4 WOr Word

## Description

A 1 at the Enable (EN) input activates the (Word) Or Word instruction. This instruction combines the two digital values indicated in inputs IN1 and IN2 bit by bit, according to the Or truth table. The values are interpreted as pure bit patterns. The result can be scanned at the output OUT. ENO has the same signal state as EN.

The relationship of the result at output OUT to 0 affects condition code bit CC 1 of the status word as follows:

- If the result at output OUT is not equal to 0 , condition code bit CC 1 of the status word is set to 1 .
- If the result at output OUT is equal to 0 , condition code bit CC 1 of the status word is 0 .

Certain restrictions apply to the placement of word logic boxes (see Section 6.1).

Table 15-3 (Word) Or Word Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| WOR_W  <br> EN ENO <br> $-\mathrm{IN1}$  <br> -IN 2 OUT | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN1 | WORD | I, Q, M, D, L | First value for logic operation |
|  | IN2 | WORD | I, Q, M, D, L | Second value for logic operation |
|  | OUT | WORD | I, Q, M, D, L | Result of logic operation |


|  |  |  |  |  | $-\left({ }^{\text {Q } 4.0}\right.$ <br> MW2 | A signal state of 1 at input 10.0 activates the instruction. Bits 0 to 3 are set to 1 ; the rest of memory word MW0 remains unchanged: $\begin{aligned} & \text { IN1 }=0101010101010101 \\ & \text { IN2 }=0000000000001111 \\ & \text { OUT }=0101010101011111 \end{aligned}$ <br> The signal state of output Q 4.0 is 1 if the operation is executed. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Status Word Bits |  |  |  |  |  |  |  |  |  |
| Function is executed ( $\mathrm{EN}=1$ ): |  |  |  |  |  |  |  |  |  |
| Write | $\begin{gathered} \mathrm{BR} \\ 1 \end{gathered}$ | $\begin{gathered} \mathrm{CC} \\ \mathrm{x} \end{gathered}$ | $\begin{gathered} \text { CC } 0 \\ 0 \end{gathered}$ | OV 0 | OS | $\begin{gathered} \text { OR } \\ \mathrm{x} \end{gathered}$ | $\begin{gathered} \text { STA } \\ 1 \end{gathered}$ | $\begin{gathered} \text { RLO } \\ 1 \end{gathered}$ | $\begin{gathered} \text { FC } \\ 1 \end{gathered}$ |

Figure 15-3 (Word) Or Word

### 15.5 WOr Double Word

## Description

A 1 at the Enable (EN) input activates the (Word) Or Double Word instruction. This instruction combines the two digital values indicated in inputs IN1 and IN2 bit by bit, according to the Or truth table. The values are interpreted as pure bit patterns. The result can be scanned at the output OUT. ENO has the same signal state as EN.

The relationship of the result at output OUT to 0 affects condition code bit CC 1 of the status word as follows:

- If the result at output OUT is not equal to 0 , condition code bit CC 1 of the status word is set to 1 .
- If the result at output OUT is equal to 0 , condition code bit CC 1 of the status word is 0 .

Certain restrictions apply to the placement of word logic boxes (see Section 6.1).

Table 15-4 (Word) Or Double Word Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| WOR_DW  <br> EN ENO- <br> IN1  <br> - IN2 OUT | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN1 | DWORD | I, Q, M, D, L | First value for logic operation |
|  | IN2 | DWORD | I, Q, M, D, L | Second value for logic operation |
|  | OUT | DWORD | I, Q, M, D, L | Result of logic operation |



Figure 15-4 (Word) Or Double Word

### 15.6 WXOr Word

## Description

A 1 at the Enable (EN) input activates the (Word) Exclusive Or Word instruction. This instruction combines the two digital values indicated in inputs IN1 and IN2 bit by bit, according to the XOr truth table. The values are interpreted as pure bit patterns. The result can be scanned at the output OUT. ENO has the same signal state as EN.

The relationship of the result at output OUT to 0 affects condition code bit CC 1 of the status word as follows:

- If the result at output OUT is not equal to 0 , condition code bit CC 1 of the status word is set to 1 .
- If the result at output OUT is equal to 0 , condition code bit CC 1 of the status word is 0 .

Certain restrictions apply to the placement of word logic boxes (see Section 6.1).

Table 15-5 (Word) Exclusive Or Word Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| WXOR_W  <br> EN ENO <br> IN1  <br> IN2 OUT | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN1 | WORD | I, Q, M, D, L | First value for logic operation |
|  | IN2 | WORD | I, Q, M, D, L | Second value for logic operation |
|  | O | WORD | I, Q, M, D, L | Result of logic operation |


| MW0 |  |  | WXOR <br> EN <br> IN1 <br> IN2 |  | $-()^{Q} 4.0$ <br> MW2 | A a IN IN O T if | nal st ates <br> $=$ <br> = <br> = <br> ignal opera | f 1 at struct <br> 0101 <br> 0000 <br> 0101 <br> of o is ex | $\begin{aligned} & \text { t I } 0.0 \\ & 10101 \\ & 01111 \\ & 11010 \\ & \text { Q } 4.0 \text { is } 1 \\ & \text { ed. } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Status Word Bits |  |  |  |  |  |  |  |  |  |
| Function is executed ( $\mathrm{EN}=1$ ): |  |  |  |  |  |  |  |  |  |
| Write | BR | $\underset{\mathrm{x}}{\mathrm{CC}} 1$ | $\begin{gathered} \text { CC } 0 \\ 0 \end{gathered}$ | OV 0 | OS | OR x | $\begin{gathered} \text { STA } \\ 1 \end{gathered}$ | $\begin{gathered} \text { RLO } \\ 1 \end{gathered}$ | $\begin{gathered} \text { FC } \\ 1 \end{gathered}$ |

Figure 15-5 (Word) XOr Word

### 15.7 WXOr Double Word

## Description

A 1 at the Enable (EN) input activates the (Word) Exclusive Or Double Word instruction. This instruction combines the two digital values indicated in inputs IN1 and IN2 bit by bit, according to the XOr truth table. The values are interpreted as pure bit patterns. The result can be scanned at the output OUT. ENO has the same signal state as EN.
The relationship of the result at output OUT to 0 affects condition code bit CC 1 of the status word as follows:

- If the result at output OUT is not equal to 0 , condition code bit CC 1 of the status word is set to 1 .
- If the result at output OUT is equal to 0 , condition code bit CC 1 of the status word is 0 .

Certain restrictions apply to the placement of word logic boxes (see Section 6.1).

Table 15-6 (Word) Exclusive Or Double Word Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| WXOR_DW  <br> EN ENO <br> IN1  <br> IN2 OUT | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN1 | DWORD | I, Q, M, D, L | First value for logic operation |
|  | IN2 | DWORD | I, Q, M, D, L | Second value for logic operation |
|  | O | DWORD | I, Q, M, D, L | Result of logic operation |



Figure 15-6 WXOr Double Word

## Shift and Rotate Instructions

| Section | Description | Page |  |
| :--- | :--- | :--- | ---: |
|  | 16.1 | Shift Instructions | $16-2$ |
| 16.2 | Rotate Instructions | $16-10$ |  |

### 16.1 Shift Instructions

Shift Instructions

You can use the Shift instructions to move the contents of input IN bit by bit to the left or the right. Shifting to the left multiplies the contents of input IN by 2 to the power $\mathrm{n}\left(2^{\mathrm{n}}\right)$; shifting to the right divides the contents of input IN by 2 to the power $n\left(2^{\mathrm{n}}\right)$. For example, if you shift the binary equivalent of the decimal value 3 to the left by 3 bits, you obtain the binary equivalent of the decimal value 24 in the accumulator. If you shift the binary equivalent of the decimal value 16 to the right by 2 bits, you obtain the binary equivalent of the decimal value 4 in the accumulator.

The number that you supply for input parameter N indicates the number of bits by which to shift. The bit places that are vacated by the Shift instruction are either filled with zeros or with the signal state of the sign bit (a 0 stands for positive and a 1 stands for negative). The signal state of the bit that is shifted last is loaded into the CC 1 bit of the status word (see Section 6.3). The CC 0 and OV bits of the status word are reset to 0 . You can use jump instructions to evaluate the CC 1 bit.

The following Shift instructions are available:

- Shift Left Word, Shift Left Double Word
- Shift Right Word, Shift Right Double Word
- Shift Right Integer, Shift Right Double Integer


## Shift Left Word

A signal state of 1 at the Enable (EN) input activates the Shift Left Word instruction. This instruction shifts bits 0 to 15 of input IN bit by bit to the left. There is no carry to bit 16 .

Input N specifies the number of bits by which to shift. If N is larger than 16 , the command writes a 0 into the low word of accumulator 1 and resets the CC 0 and OV bits of the status word to 0 . The bit positions at the right are padded with zeros. The result of the shift operation can be scanned at output OUT.

The operation triggered by this instruction always resets the CC 0 and OV bits of the status word to 0 . If the box is executed $(\mathrm{EN}=1)$, ENO shows the signal state of the bit shifted last (same as CC 1 and RLO in the status word). The result is that other functions following this box that are connected by the ENO (cascade arrangement) are not executed if the bit shifted last had a signal state of 0 .
Certain restrictions apply to the placement of the Shift Left Word box (see Section 6.1).


Table 16-1 Shift Left Word Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| SHL_W  <br> EN ENO <br>  - <br> IN OUT <br> $N$  | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN | WORD | I, Q, M, D, L | Value to shift |
|  | N | WORD | I, Q, M, D, L | Number of bit positions by which to shift |
|  | OUT | WORD | I, Q, M, D, L | Result of shift operation |



Figure 16-1 Shift Left Word

## Shift Left Double Word

A signal state of 1 at the Enable (EN) input activates the Shift Left Double Word instruction. This instruction shifts bits 0 to 31 of input IN bit by bit to the left. Input N specifies the number of bits by which to shift. If N is larger than 32 , the command writes a 0 in output 0 and resets the CC 0 and OV bits of the status word to 0 . The bit positions at the right are padded with zeros. The result of the shift operation can be scanned at output OUT.
The operation triggered by this instruction always resets the CC 0 and OV bits of the status word to 0 if N is not equal to 0 . If the box is executed ( $\mathrm{EN}=1$ ), ENO shows the signal state of the bit shifted last (same as CC 1 and RLO in the status word). The result is that other functions following this box that are connected by the ENO (cascade arrangement) are not executed if the bit shifted last had a signal state of 0 .

Certain restrictions apply to the placement of the Shift Left Double Word box (see Section6.1).

Table 16-2 Shift Left Double Word Box and Parameters



Figure 16-2 Shift Left Double Word

Shift Right Word A signal state of 1 at the Enable (EN) input activates the Shift Right Word instruction. This instruction shifts bits 0 to 15 of input IN bit by bit to the right. Bits 16 to 31 are not affected. Input N specifies the number of bits by which to shift. If N is larger than 16 , the command writes a 0 in output 0 and resets the CC 0 and OV bits of the status word to 0 . The bit positions at the left are padded with zeros. The result of the shift operation can be scanned at output OUT.

The operation triggered by this instruction always resets the OV bit of the status word to 0 . If the box is executed ( $\mathrm{EN}=1$ ), ENO shows the signal state of the bit shifted last (same as CC 1 and RLO in the status word). The result is that other functions following this box that are connected by the ENO (cascade arrangement) are not executed if the bit shifted last had a signal state of 0 .

Certain restrictions apply to the placement of the Shift Right Word box (see Section 6.1).

Table 16-3 Shift Right Word Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| SHR_W  <br> EN ENO- <br> IN OUT <br>   | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN | WORD | I, Q, M, D, L | Value to shift |
|  | N | WORD | I, Q, M, D, L | Number of bit positions by which to shift |
|  | O | WORD | I, Q, M, D, L | Result of shift operation |



Figure 16-3 Shift Right Word

## Shift Right Double Word

A signal state of 1 at the Enable (EN) input activates the Shift Right Double Word instruction. This instruction shifts bits 0 to 31 of input IN bit by bit to the right. Input N specifies the number of bits by which to shift. If N is larger than 32, the command writes a 0 in output 0 and resets the CC 0 and OV bits of the status word to 0 . The bit positions at the left are padded with zeros. The result of the shift operation can be scanned at output OUT.

The operation triggered by this instruction always resets the OV bit of the status word to 0 . If the box is executed ( $\mathrm{EN}=1$ ), ENO shows the signal state of the bit shifted last (same as CC 1 and RLO in the status word). The result is that other functions following this box that are connected by the ENO (cascade arrangement) are not executed if the bit shifted last had a signal state of 0 .

Certain restrictions apply to the placement of the Shift Right Double Word box (see Section6.1).


Figure 16-4 Shifting Bits of Input IN Three Bits to the Right

Table 16-4 Shift Right Double Word Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| SHR_DW  <br> EN ENO <br> IN OUT <br> N  | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN | DWORD | I, Q, M, D, L | Value to shift |
|  | N | WORD | I, Q, M, D, L | Number of bit positions by which to shift |
|  | OUT | DWORD | I, Q, M, D, L | Result of shift operation |



Figure 16-5 Shift Right Double Word

A signal state of 1 at the Enable (EN) input activates the Shift Right Integer instruction. This instruction shifts bits 0 to 15 of input IN bit by bit to the right. Input N specifies the number of bits by which to shift. If N is larger than 16 , the command behaves as if N were 16 . The bit positions at the left are padded according to the signal state of bit 15 (which is the sign of an integer number), that is, they are filled with zeros if the number is positive, and with ones if it is negative. The result of the shift operation can be scanned at output OUT.
The operation triggered by this instruction always resets the CC 0 and OV bits of the status word to 0 . If the box is executed ( $\mathrm{EN}=1$ ), ENO shows the signal state of the bit shifted last (same as CC 1 and RLO in the status word). The result is that other functions following this box that are connected by the ENO (cascade arrangement) are not executed if the bit shifted last had a signal state of 0 .
Certain restrictions apply to the placement of the Shift Right Integer box (see Section 6.1).


Figure 16-6 Shifting Bits of Input IN Four Bits to the Right with Sign

Table 16-5 Shift Right Integer Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| SHR_I  <br> EN ENO <br> IN OUT <br> N  | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN | INT | I, Q, M, D, L | Value to shift |
|  | N | WORD | I, Q, M, D, L | Number of bit positions by which to shift |
|  | OUT | INT | I, Q, M, D, L | Result of shift operation |



Figure 16-7 Shift Right Integer

## Shifting Right Double Integer

A signal state of 1 at the Enable (EN) input activates the Shift Right Double Integer instruction. This instruction shifts the entire contents of input IN bit by bit to the right. Input N specifies the number of bits by which to shift. If N is larger than 32 , the command behaves as if N were 32 . The bit positions at the left are padded according to the signal state of bit 31 (which is the sign of a double integer number), that is, they are filled with zeros if the number is positive, and with ones if it is negative. The result of the shift operation can be scanned at output OUT.

The operation triggered by this instruction always resets the CC 0 and OV bits of the status word to 0 . If the box is executed ( $\mathrm{EN}=1$ ), ENO shows the signal state of the bit shifted last (same as CC 1 and RLO in the status word). The result is that other functions following this box that are connected by the ENO (cascade arrangement) are not executed if the bit shifted last had a signal state of 0 .

Certain restrictions apply to the placement of the Shift Right Double Integer box (see Section6.1).

Table 16-6 Shift Right Double Integer Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| SHR_DI  <br> EN ENO <br> IN OUT <br> $N$  | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN | DINT | I, Q, M, D, L | Value to shift |
|  | N | WORD | I, Q, M, D, L | Number of bit positions by which to shift |
|  | OUT | DINT | I, Q, M, D, L | Result of shift operation |



Figure 16-8 Shift Right Double Integer

### 16.2 Rotate Instructions

## Description

You can use the Rotate instructions to rotate the entire contents of input IN bit by bit to the left or to the right. The vacated bit places are filled with the signal states of the bits that are shifted out of input IN.

The number that you supply for input parameter N specifies the number of bits by which to rotate.
Depending on the instruction, rotation takes place via the CC 1 bit of the status word (see Section6.3). The CC 0 bit of the status word is reset to 0 .

The following Rotate instructions are available:

- Rotate Left Double Word
- Rotate Right Double Word


## Rotate Left Double Word

A signal state of 1 at the Enable (EN) input activates the Rotate Left Double Word instruction. This instruction rotates the entire contents of input IN bit by bit to the left. Input N specifies the number of bits by which to rotate. If N is larger than 32 , the double word is rotated $((\mathrm{N}-1)$ modulo 32$)+1)$ places. The bit positions at the right are filled with the signal states of the bits rotated. The result of the rotate operation can be scanned at output OUT.

The operation triggered by this instruction always resets the CC 0 and OV bits of the status word to 0 . If the box is executed ( $\mathrm{EN}=1$ ), ENO shows the signal state of the bit shifted last (same as CC 1 and RLO in the status word, see Figure 16-9). The result is that other functions following this box that are connected by the ENO (cascade arrangement) are not executed if the bit shifted last had a signal state of 0 .
Certain restrictions apply to the placement of the Rotate Left Double Word box (see Section6.1).

| Parameters: <br> IN <br> N | 31... |  |  | ... 16 15... |  |  |  | ... 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1111 | 0000 | 1010 | 1010 | 0000 | 1111 | 0000 | 1111 |
|  | $\longleftarrow 3$ places |  |  |  |  |  |  |  |  |
| OUT | 111 | 1000 | 0101 | 0101 | 0000 | 0111 | 1000 | 0111 | 1111 |
|  | The signal states of the three bits that are shifted out are inserted in the vacated places. |  |  |  |  |  | The signal state of the last bit shifted is also stored in bit CC 1 (same as the signal state of ENO). |  |  |

Figure 16-9 Rotating Bits of Input IN Three Bits to the Left

Table 16-7 Rotate Left Double Word Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| ROL_DW  <br> EN ENO <br> -IN OUT - <br> -N  | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN | DWORD | I, Q, M, D, L | Value to rotate |
|  | N | WORD | I, Q, M, D, L | Number of bit positions by which to rotate |
|  | OUT | DWORD | I, Q, M, D, L | Result of rotate operation |



Figure 16-10 Rotate Left Double Word

## Rotate Right Double Word

A signal state of 1 at the Enable (EN) input activates the Rotate Right Double Word instruction. This instruction rotates the entire contents of input IN bit by bit to the right. Input N specifies the number of bits by which to rotate. The value of N can be between 0 and 31 . If N is larger than 32 , the double word is rotated $((\mathrm{N}-1)$ modulo 32$)+1)$ places. The bit positions at the left are filled with the signal states of the bits rotated. The result of the rotate operation can be scanned at output OUT.

The operation triggered by this instruction always resets the CC 0 and OV bits of the status word to 0 . If the box is executed (EN = 1), ENO shows the signal state of the bit shifted last (same as CC 1 and RLO in the status word). The result is that other functions following this box that are connected by the ENO (cascade arrangement) are not executed if the bit shifted last had a signal state of 0 .

Certain restrictions apply to the placement of the Rotate Right Double Word box (see Section6.1).


Figure 16-11 Rotating Bits of Input IN Three Bits to the Right

Table 16-8 Rotate Right Double Word Box and Parameters

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| ROR_DW  <br> EN ENO <br> -IN OUT <br> -N  | EN | BOOL | I, Q, M, D, L | Enable input |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |
|  | IN | DWORD | I, Q, M, D, L | Value to rotate |
|  | N | WORD | I, Q, M, D, L | Number of bit positions by which to rotate |
|  | OUT | DWORD | I, Q, M, D, L | Result of rotate operation |


| $\begin{aligned} & 10.0 \\ & \text { MD0 } \\ & \text { MW4- } \end{aligned}$ |  | ROR_DW  <br> EN ENO <br> IN OUT <br> $N$  |  | $\begin{aligned} & 4.0 \\ & \text { S } \\ & 10 \end{aligned}$ | A signal state of 1 at input I 0.0 activates the instruction. <br> Memory double word MDO is rotated to the right by the number of bits specified in memory word MW4. <br> The result is put into memory double word MD10. If the signal state of the bit shifted last was 1 , output Q 4.0 is set. |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Status Word Bits |  |  |  |  |  |  |  |  |  |
| Function is executed (EN=1): |  |  |  |  |  |  |  |  |  |
| Write | $\begin{gathered} \mathrm{BR} \\ \mathrm{x} \end{gathered}$ | $\begin{gathered} \text { CC } 1 \\ x \end{gathered}$ | $\underset{x}{C C} 0$ | OV x | OS | OR x | $\begin{gathered} \text { STA } \\ \mathrm{x} \end{gathered}$ | $\begin{gathered} \text { RLO } \\ x \end{gathered}$ | $\begin{gathered} \overline{\mathrm{FC}} \\ 1 \end{gathered}$ |

Figure 16-12 Rotate Right Double Word

## Data Block Instructions

17

Chapter Overview

| Section | Description | Page |
| :--- | :--- | ---: |
| 17.1 | Open Data Block: DB or DI | $17-2$ |

### 17.1 Open Data Block: DB or DI

## Description

You can use the Open Data Block: DB or DI instruction to open an already existing data block as DB or DI. The number of the data block is transferred in the DB or DI register. The subsequent DB and DI commands access the corresponding blocks depending on the register contents.

Table 17-1 Open Data Block: DB or DI Element and Parameters, with International Short Name

| LAD Element | Parameter | Data Type | Memory Area | Description |
| :---: | :--- | :--- | :--- | :--- |
| <DB number> or <br> <DI number> <br> $($ OPN $)$ | Number of <br> DB or DI | BLOCK_DB | - | The number range of DB or DI <br> depends on your CPU. |

Table 17-2 Open Data Block: DB or DI Element and Parameters, with SIMATIC Short Name

| LAD Element | Parameter | Data Type | Memory Area | Description |
| :---: | :--- | :--- | :--- | :--- |
| <DB number> or <br> <DI number> <br> $($ AUF $)$ | Number of <br> DB or DI | BLOCK_DB | - | The number range of DB or DI <br> depends on your CPU. |



Figure 17-1 Open Data Block: DB or DI

## Jump Instructions

| Section | Description | Page |  |
| :--- | :--- | :--- | :---: |
|  | 18.1 | Overview | $18-2$ |
| 18.2 | Jump in the Block If RLO = 1 (Unconditional Jump) | $18-3$ |  |
| 18.3 | Jump in the Block If RLO = 1 (Conditional Jump) | $18-4$ |  |
| 18.4 | Jump in the Block If RLO = 0 (Jump-If-Not) | $18-5$ |  |
| 18.5 | Label | $18-6$ |  |

### 18.1 Overview

Label as Address The address of a Jump instruction is a label. A label consists of a maximum of four characters. The first character must be a letter of the alphabet; the other characters can be letters or numbers (for example, SEG3). The jump label indicates the destination to which you want the program to jump.

You enter the label above the jump coil (see Figure 18-1).

## Label as <br> Destination

The destination label must be at the beginning of a network. You enter the destination label at the beginning of the network by selecting LABEL from the ladder logic browser. An empty box appears. In the box, you type the name of the label (see Figure 18-1).


Figure 18-1 Label as Address and Destination

### 18.2 Jump in the Block If RLO = 1 (Unconditional Jump)

Description The Unconditional Jump instruction corresponds to a "go to label" instruction. No additional LAD element may be positioned between the left power rail and the operation. None of the instructions between the jump operation and the label is executed.

You can use this instruction in all logic blocks: organization blocks (OBs), function blocks (FBs), and functions (FCs).

Table 18-1 Unconditional Jump Element and Parameters

| LAD Element | Parameter | Data Type | Memory Area | Description |
| :---: | :--- | :---: | :---: | :---: |
| <address> | Name of a <br> label | - | - | The address determines the mark to <br> which the absolute jump is made. |
| JMP $>$ |  |  |  |  |



Figure 18-2 Unconditional Jump: Go to Label

### 18.3 Jump in the Block If RLO = 1 (Conditional Jump)

## Description

The Conditional Jump instruction corresponds to a "go to label" instruction if RLO $=1$. Use the Ladder element "Jump unconditional" for this operation but only with an advance logic operation. The conditional jump is only executed when the result of this logic operation is $\mathrm{RLO}=1$. None of the instructions between the jump operation and the label is executed.

You can use this instruction in all logic blocks: organization blocks (OBs), function blocks ( FBs ), and functions ( FCs ).

Table 18-2 Conditional Jump Element and Parameters

| LAD Element | Parameter | Data Type | Memory Area | Description |
| :---: | :--- | :---: | :---: | :---: |
| <address> | Name of a <br> label | - | - | The address determines the mark to <br> which the jump is made when the <br> RLO $=1$. |
| JMP $>$ |  |  |  |  |



Figure 18-3 Conditional Jump: Go to Label

### 18.4 Jump in the Block If RLO $=\mathbf{0}$ (Jump-If-Not)

Description The Jump-If-Not instruction corresponds to a "go to label" instruction that is executed if the RLO is 0 .

You can use this instruction in all logic blocks: organization blocks (OBs), function blocks (FBs), and functions (FCs).

Table 18-3 Jump-If-Not Element and Parameters

| LAD Element | Parameter | Data Type | Memory Area | Description |
| :---: | :--- | :---: | :---: | :---: |
| <address> | Name of a <br> label | - | - | The address determines the mark to <br> which the jump is made when the <br> RLO $=0$. |
| JMP N |  |  |  |  |

Network 1


Network 2
If the signal state of input I 0.0 is 0 , the jump to label CAS1 is executed. The instruction to reset output Q 4.0 is not executed, even if the signal state of input 10.3 is 1 .

None of the instructions between the jump operation and the label is executed.

Network 3


| Status Word Bits |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write | - | - | - | - | - | 0 | 1 | 1 | 0 |

Figure 18-4 Jump-If-Not

### 18.5 Label

Description LABEL is the identifier for the destination of a jump instruction. For every - (JMP) or - (JMPN) a label must exist.

| LAD Element | Description |
| :---: | :--- |
| LABEL | 4 characters: <br> First character: letter <br> remaining characters: letter or alphanumeric |



Figure 18-5Label

## Status Bit Instructions

| Section | Description | Page |
| :--- | :--- | ---: |
| 19.1 | Overview | $\boxed{19-2}$ |
| 19.2 | Exception Bit BR Memory | $19-3$ |
| 19.3 | Result Bits | $19-4$ |
| 19.4 | Result Bit Unordered | $19-6$ |
| 19.5 | Exception Bit Overflow | $19-7$ |
| 19.6 | Exception Bit Overflow Stored | $19-9$ |

### 19.1 Overview

## Description

## Status Word

Parameters

The status bit instructions are bit logic instructions (see Section 8.1) that work with the bits of the status word (see Section 6.3). Each of these instructions reacts to one of the following conditions that is indicated by one or more bits of the status word:

- The binary result bit is set (that is, has a signal state of 1 ).
- The result of a math function is related to 0 in one of the following ways:
- Greater than $0(>0)$
- Less than 0 (<0)
- Greater than or equal to $0(>=0)$
- Less than or equal to $0(<=0)$
- Equal to $0(==0)$
- Not equal to 0 (<>0)
- The result of a math function is unordered.
- A math function had an overflow.

When a status bit instruction is connected in series, it combines the result of its signal state check with the previous result of logic operation according to the And truth table (see Section 6.2 and Table 6-8). When a status bit instruction is connected in parallel, it combines its result with the previous RLO according to the Or truth table (see Section 6.2 and Table 6-9).

In this chapter, the Exception Bit BR Memory element, which checks the signal state of the BR (Binary Result) bit of the status word, is shown in its international and SIMATIC form.

The status word is a register in the memory of your CPU that contains bits that you can reference in the address of bit and word logic instructions. Figure 19-1 shows the structure of the status word. For more information on the individual bits of the status word, see Section 6.3 .

| $2^{15} \ldots$ | $\ldots 2^{9}$ | $2^{8}$ | $2^{7}$ | $2^{6}$ | $2^{5}$ | $2^{4}$ | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | BR | CC 1 | CC 0 0 | OV | OS | OR | STA | RLO | FC |

Figure 19-1 Structure of the Status Word

The following LAD elements do not have any enterable parameters.

### 19.2 Exception Bit BR Memory

## Description You can use the Exception Bit BR Memory instruction to check the signal

 state of the BR (Binary Result) bit of the status word (see Section 6.3). When used in series, this instruction combines the result of its check with the previous result of logic operation (RLO) according to the And truth table (see Section 6.2 and Table 6-8). When used in parallel, this instruction combines the result of its check with the previous RLO according to the Or truth table (see Section 6.2 and Table 6-9).
## The Element and Its Negated Form

Figure 19-2 shows the Exception Bit BR Memory element and its negated form. The elements are pictured with their international and SIMATIC short names.


Figure 19-2 Exception Bit BR Memory Element and Its Negated Form


Figure 19-3 Exception Bit BR Memory

### 19.3 Result Bits

## Description

You can use the Result Bit instructions to determine the relationship of the result of a math function to zero, that is, if the result is $>0,<0,>=0,<=0$, $==0$, or $\langle>0$. This instruction uses a comparison to zero as its address (see Table 19-1). Internally, the CPU goes to the condition code bits of the status word (CC 1 and CC 0 , see Section 6.3) and checks the combination of signal states in these locations. The combination tells the CPU the relationship of the result to 0 . If the comparison condition indicated in the address is fulfilled, the result of this signal state check is 1 .

When used in series, this instruction combines the result of its check with the previous result of logic operation (RLO) according to the And truth table (see Section 6.2 and Table 6-8). When used in parallel, this instruction combines the result of its check with the previous RLO according to the Or truth table (see Section 6.2 and Table 6-9).

Table 19-1 Result Bit Elements and Their Negated Forms

| LAD Element | Description |
| :---: | :---: |
| $>0$ $>0$ | The Result Bit Greater Than 0 instruction determines whether or not the result of a math function is greater than 0 . This instruction checks the combination in the CC 1 and CC 0 (condition code) bits of the status word to determine the relationship of a result to 0 . |
| $<0$ $<0$ | The Result Bit Less Than 0 instruction determines whether or not the result of a math function is less than 0 . This instruction checks the combination in the CC 1 and CC 0 (condition code) bits of the status word to determine the relationship of a result to 0 . |
| $>=0$ $>=0$ | The Result Bit Greater Equal 0 instruction determines whether or not the result of a math function is greater than or equal to 0 . This instruction checks the combination in the CC 1 and CC 0 (condition code) bits of the status word to determine the relationship of a result to 0 . |
| $<=0$ $<=0$ | The Result Bit Less Equal 0 instruction determines whether or not the result of a math function is less than or equal to 0 . This instruction checks the combination in the CC 1 and CC 0 (condition code) bits of the status word to determine the relationship of a result to 0 . |
|  | The Result Bit Equal 0 instruction determines whether or not the result of a math function is equal to 0 . This instruction checks the combination in the CC 1 and CC 0 (condition code) bits of the status word to determine the relationship of a result to 0 . |
| $<>0$ $<>0$ | The Result Bit Not Equal 0 instruction determines whether or not the result of a math function is not equal to 0 . This instruction checks the combination in the CC 1 and CC 0 (condition code) bits of the status word to determine the relationship of a result to 0 . |



Figure 19-4 Result Bit Greater Than 0 and Negated Result Bit Greater Than 0

### 19.4 Exception Bits Unordered

## Description

You can use the Exception Bit Unordered instruction to check whether or not the result of a floating-point math function is unordered (that is, if one of the values in the math function is not a valid floating-point number). Therefore, the condition code bits of the status word (CC 1 and CC 0 , see Section 6.3 are evaluated. If the result of the math function is unordered (UO) the signal state check produces a result of 1 . If the combination in CC 1 and CC 0 does not indicate unordered, the result of the signal state check is 0 .

When used in series, this instruction combines the result of its check with the previous result of logic operation (RLO, see Section 6.3) according to the And truth table (see Section 6.2 and Table 6-8). When used in parallel, this instruction combines the result of its check with the previous RLO according to the Or truth table (see Section 6.2 and Table 6-9).

## The Element and

 Its Negated Form

Figure 19-5 Exception Bit Unordered Element and Its Negated Form
If the signal state at input I 0.0 is 1 , the DIV_R box is activated. If the value of either inpū double word ID0 or ID4 is not a valid floating-point number, the floating-point math function is unordered. If the signal state of EN is 1 (activated) and an error occurs while the instruction is being executed, the signal state of ENO is 0 .
Output Q 4.0 is set if the function DIR_V is executed, but one of the values in the math function is not a valid floating-point number. If the signal state of input 10.0 is 0 (not activated), the signal state of both EN and ENO is 0 .

| Status Word Bits |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BR | CC 1 | CC 0 | OV | OS | OR | STA | RLO | FC |
| Write | - | - | - | - | - | x | x | x | 1 |

Figure 19-6 Exception Bit Unordered

### 19.5 Exception Bit Overflow

## Description You can use the Exception Bit Overflow instruction to recognize an overflow

 (OV) in the last math function. If, after the system executes a math function, the result is outside the permissible negative range or outside the permissible positive range, the OV bit in the status word (see Section 6.3) is set. The instruction checks the signal state of this bit. This bit is reset by error-free running math functions.When used in series, this instruction combines the result of its check with the previous result of logic operation according to the And truth table (see Section 6.2 and Table 6-8). When used in parallel, this instruction combines the result of its check with the previous RLO according to the Or truth table (see Section 6.2 and Table 6-9).

The Element and Its Negated Form

Figure 19-7 Exception Bit Overflow Element and Its Negated Form


## Network 2:



If the signal state at input I 0.0 is 1 , the SUB_। box is activated. If the result of the math function input word IW0 minus input word IW2 is outside the permissible range for an integer, the OV bit in the status word is set.

The result of a signal state check with OV is 1. Output Q 4.0 is set if the check with OV is 1 and the RLO of network 2 is 1 (that is, if the RLO just prior to output Q 4.0 is 1 ).

If the signal state of input 10.0 is 0 (not activated), the signal state of both EN and ENO is 0 . If the signal state of EN is 1 (activated) and the result of the math function is out of range, the signal state of ENO is 0 .

Note: The check with OV is only necessary because of the different networks. Otherwise, it is possible to take the ENO output of the math function, which is 0 if the result is outside the permissible range.

| Status Word Bits |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BR | CC 1 | CC 0 | OV | OS | OR | STA | RLO | FC |

Figure 19-8 Exception Bit Overflow

### 19.6 Exception Bit Overflow Stored

Description You can use the Exception Bit Overflow Stored instruction to recognize a latching overflow (overflow stored, OS) in a math function. If, after the system executes a math function, the result is outside the permissible negative range or outside the permissible positive range, the OS bit in the status word (see Section 6.3) is set. The instruction checks the signal state of this bit. Unlike the OV (overflow) bit, the OS bit remains set by error-free running math functions (see Section 19.5).

When used in series, this instruction combines the result of its check with the previous result of logic operation (RLO) according to the And truth table (see Section 6.2 and Table 6-8). When used in parallel, this instruction combines the result of its check with the previous RLO according to the Or truth table (see Section 6.2 and Table 6-9).

The Element and Its Negated Form

Figure 19-9 Exception Bit Overflow Stored Element and Its Negated Form


Network 2:


Network 3:


If the signal state at input I 0.0 is 1 , the MUL_I box is activated. If the signal state at input I 0.1 is 1 , the ADD_I box is activated. If the result of one of the math functions is outside the permissible range for an integer, the OS bit in the status word is set.

The result of a signal state check with OS is 1 . Output Q 4.0 is set if the check with OS is 1 .

In network 1, if the signal state of input 10.0 is 0 (not activated), the signal state of both EN and ENO is 0 . If the signal state of EN is 1 (activated) and the result of the math function is out of range, the signal state of ENO is 0 .

In network 2, if the signal state of input 10.1 is 0 (not activated), the signal state of both EN and ENO is 0 . If the signal state of EN is 1 (activated) and the result of the math function is out of range, the signal state of ENO is 0 .

Note: The check with OS is only necessary because of the different networks. Otherwise it is possible to take the ENO output of the first math function and connect it with the EN input of the second (cascade arrangement).

| Status Word Bits |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BR | CC 1 | CC 0 | OV | OS | OR | STA | RLO | FC |

Figure 19-10 Exception Bit Overflow Stored

## Program Control Instructions

## Chapter Overview

| Section | Description | Page |
| :--- | :--- | ---: |
| 20.1 | Calling FCs/SFCs from Coil | $20-2$ |
| 20.2 | Calling FBs, FCs, SFBs, SFCs, and Multiple Instances | $20-4$ |
| 20.3 | Return | $20-7$ |
| 20.4 | Master Control Relay Instructions | $20-8$ |
| 20.5 | Master Control Relay Activate/Deactivate | $20-9$ |
| 20.6 | Master Control Relay On/Off | $20-12$ |

### 20.1 Calling FCs/SFCs from Coil

## Description

You can use the Call FC/SFC from Coil instruction to call a function (FC) or a system function (SFC) that has no parameters. Depending on the preceding link, the call is conditional or unconditional (see the example in Figure 20-1).

In the case of a conditional call, you cannot enter parameters of data type BLOCK_FC in the code section of a function (FC). Within a function block (FB), however, you can enter BLOCK_FC as a parameter type.

A conditional call is executed only if the RLO is 1 . If a conditional call is not executed, the RLO after the call instruction is 0 . If the instruction is executed, it performs the following functions:

- Saves the address that it needs to return to the calling block
- Saves the selectors of both current data blocks (DB and DI)
- Changes the current local data range to the previous local data range
- Pushes the MA bit (MCR Active bit) to the block stack (BSTACK)
- Creates the new local data range for the called FC or SFC

After all this, program processing continues in the called block. For information on the passing of parameters, see the Programming Manual /120/.

Table 20-1 Call FC/SFC from Coil Element and Parameter

| LAD Element | Parameter | Data Type | Memory Area | Description |
| :--- | :--- | :--- | :--- | :--- |
| Number |  |  |  | Number of the FC or SFC (for example, <br> FC10 or SFC59). The SFCs that are <br> available depend on your CPU. |
| Number | BLOCK_FC | - | In the case of a conditional call, you <br> cannot enter parameters of data type <br> BLOCK_FC within a function (FC). <br> Within a function block, however, you <br> can enter BLOCK_FC as a parameter <br> type. |  |



If the unconditional call of FC10 is executed, the CALL instruction performs the following functions:

- Saves the address that it needs to return to the current FB
- Saves the selectors for DB10 and for the instance data block of the FB
- Pushes the MA bit, set to 1 in the MCRA instruction, to the block stack (BSTACK) and resets this bit to 0 for the called FC10

Program processing continues in FC10. If you want to use the MCR function in FC10, you must reactivate it there. When FC10 is finished, program processing returns to the calling FB. The MA bit is restored, and DB10 and the instance data block of the user-defined FB are the current DBs again, regardless of which DBs FC10 used.

After jumping back from FC10 the signal state of input I 0.0 is assigned to output Q 4.0. The call of FC11 is a conditional call. It is executed only if the signal state of input I 0.1 is 1 . If the call is executed, the function is the same as for calling FC10.

| Status Word Bits |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unconditional Call | BR | CC 1 | CC 0 | OV | OS | OR | STA | RLO | FC |
| Write | - | - | - | - | 0 | 0 | 1 | - | 0 |
| Conditional Call | BR | CC 1 | CC 0 | OV | OS | OR | STA | RLO | FC |
| Write | - | - | - | - | 0 | 0 | , | 1 | 0 |

Figure 20-1 Call FC/SFC from Coil

### 20.2 Calling FBs, FCs, SFBs, SFCs, and Multiple Instances

## Description

You can call function blocks (FBs), functions (FCs), system function blocks (SFBs), and system functions (SFCs), and multiple instances by selecting them from the "Program Elements" list box. They are at the end of the list of instruction families under the following names:

- FB Blocks
- FC Blocks
- SFB Blocks
- SFC Blocks
- Multiple Instances
- Libraries

When you select one of these blocks, a box appears on your screen with the number or symbolic name of the function or function block and the parameters that belong to it.
The block that you call must have been compiled and must already exist in your program file, in the library, or on the CPU.

If the call $\mathrm{FB}, \mathrm{FC}, \mathrm{SFB}, \mathrm{SFC}$, and multiple instances instruction is executed, it performs the following functions:

- Saves the address that it needs to return to the calling block
- Saves the selectors of both current data blocks (DB and DI)
- Changes the previous local data range to the current local data range
- Pushes the MA bit (MCR Active bit) to the block stack (BSTACK)
- Creates the new local data range for the called FC or SFC


## Note

When the DB and DI registers are saved, they may not point to the data blocks that you opened. Because of the copy-in and copy-out mechanism for passing parameters, especially where function blocks are concerned, the compiler sometimes overwrites the DB register. See the Programming Manual /234/ for more details.

After this, program processing continues in the called block.

Enable Output

Effect of the Call on the Bits of the Status Word


The enable output (ENO) of a Ladder box corresponds to the BR bit of the status word (see Section6.3). When writing a function block or function that you want to call from Ladder, no matter whether you write the FB or FC in STL or Ladder, you are responsible for managing the BR bit. You should use the SAVE instruction (in STL) or the - (SAVE) coil (in Ladder) to store an RLO in the BR bit according to the following criteria:

- Store an RLO of 1 in the BR bit for a case where the FB or FC is executed without error.
- Store an RLO of 0 in the BR bit for a case where the FB or FC is executed with error

You should program these instructions at the end of the FB or FC so that these are the last instructions that are executed in the block.

## Warning

Possible unintentional resetting of the BR bit to 0 .
When writing FBs and FCs in LAD, if you fail to manage the BR bit as described above, one FB or FC may overwrite the BR bit of another FB or FC.

To avoid this problem, store the RLO at the end of each FB or FC as described above.

|  |  |  |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Conditional: | Write | x | CC 1 | CC 0 | OV | OS | OR | STA | RLO | FC |
| Unconditional: Write | - | - | - | - | 0 | 0 | 1 | 1 | x |  |
|  |  |  | - | - | 0 | 0 | 1 | - | x |  |

Figure 20-2 Effect of a Block Call on the Bits of the Status Word

## Parameters

The parameters that have been defined in the VAR section of the block will be displayed in the ladder box. Supplying parameters differs depending on the type of block as follows:

- For a function (FC), you must supply actual parameters for all of the formal parameters.
- The entry of actual parameters is optional with function blocks (FBs). You must, however, attach an instance data block (instance DB) to the FB. If an actual parameter has not been attached to a formal parameter, the FB works with the values that exist in its instance DB.
- With multiple instances, you do not need to specify the instance DB since the box that is called has already been assigned the DB number (for more information about declaring multiple instances, refer to Section 3.5).

For structured IN/OUT parameters and parameters of the types "Pointer" and "Array", you must make an actual parameter available (at least during the first call).

Every actual parameter that you make available when calling a function block must have the same data type as its formal parameter.

For information on how to program a function or how to work with its parameters, see the Programming Manual /234/.

Table 20-2 shows a box for calling FBs, FCs, SFBs, SFCs, and multiple instances and describes the parameters common to the box for all these blocks. When you call your block from the Instruction Browser, the block number appears automatically at the top of the block (number of the FB, FC, SFB , or SFC, for example, FC10).

Table 20-2 Box and Parameters for Calling FBs, FCs, SFBs, SFCs, and Multiple Instances

| LAD Box | Parameter | Data Type | Memory Area | Description |
| :---: | :--- | :--- | :--- | :--- |
| DB No. |  | DB No. | BLOCK_DB | - |
| Block no. <br> EN ENO <br> -IN OUT <br> - IN/OUT | - | EN | BOOL | Instance data block number. You need to <br> supply this information for calling FBs <br> only. |
|  | ENO | BOOL | I, Q, M, D, L | Enable output |



Figure 20-3 Call FB from Box

### 20.3 Return

Description
You can use the Return instruction to abandon blocks. You can abandon a
block conditionally. Return saves the RLO to the BR bit of the status word.
If a block is abandoned because of a conditional return, the signal state of the
RLO and the BR bit in the block to which program control returns is 1 .

Table 20-3 Return Element

| LAD Element | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| $-(R E T)$ | None | - | - | - |


|  |  |  |  | If the signal state of input I 0.0 is 1 , the block is abandoned. The BR bit of the status word then has the same signal state as input I 0.0 (= 1) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Status Word Bits |  |  |  |  |  |  |  |  |  |
| Conditional Return (Return if RLO = 1) |  |  |  |  |  |  |  |  |  |
| Write | $\begin{gathered} \mathrm{BR} \\ \mathrm{x} \end{gathered}$ | $\text { CC } 1$ | $\text { CC } 0$ | OV | OS x | OR 0 | STA | $\begin{gathered} \text { RLO } \\ 1 \end{gathered}$ | $\begin{gathered} \text { FC } \\ 0 \end{gathered}$ |

Figure 20-4 Return

### 20.4 Master Control Relay Instructions

## Definition of Master Control Relay

The Master Control Relay (MCR, see also Section20.5) is an American relay ladder logic master switch for energizing and de-energizing power flow (current path). A de-energized current path corresponds to an instruction sequence that writes a zero value instead of the calculated value, or, to an instruction sequence that leaves the existing memory value unchanged. Operations triggered by the instructions shown in Table 20-4 are dependent on the MCR.

The Output Coil and Midline Output instructions write a 0 to the memory if the MCR is 0 . The Set Coil and Reset Coil instructions leave the existing value unchanged (see Table 20-5).

Table 20-4 Instructions Influenced by an MCR Zone

| Element or Name in Box | Instruction Name | Section in This <br> Manual |
| :---: | :--- | :---: |
| $\left(\begin{array}{l}\text { ( ) }\end{array}\right.$ | Midline Output | 8.5 |
| $(\mathrm{~S})$ | Output Coil | 8.4 |
| $(\mathrm{R})$ | Set Coil | 8.8 |
| SR | Reset Coil | 8.9 |
| RS | Set_Reset Flipflop | 8.22 |
| MOVE | Reset_Set Flipflop | 8.23 |
| Assign a Value | 14.1 |  |

Table 20-5 Operations Dependent on MCR and How They React to Its Signal State

| Signal State of MCR | Output Coil or Midline Output $\qquad$ $\qquad$ \#) | Sector Set or Reset $\underset{\mathrm{SR}}{(\mathrm{~S})} \underset{\mathrm{RS}}{(\mathrm{R})}$ | Assign a Value MOVE |
| :---: | :---: | :---: | :---: |
| 0 | Writes 0 <br> (Imitates a relay that falls to its quiet state when voltage is removed) | Does not write <br> (Imitates a latching relay that remains in its current state when voltage is removed) | Writes 0 <br> (Imitates a component that, on loss of voltage, produces a value of 0 ) |
| 1 | Normal execution | Normal execution | Normal execution |

### 20.5 Master Control Relay Activate/Deactivate

MCR Activate
With the instruction Activate Master Control Relay, you switch on the MCR-dependency of subsequent commands. After entering this command, you can program the MCR zones with these instructions (see Section 20.6. When your program activates an MCR area, all MCR actions depend on the content of the MCR stack (see Figure B-4).

Table 20-6 Master Control Relay Activate Element

| LAD Element | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| $(M C R A$ | None | - | - | Activates the MCR function |

MCR Deactivate
With the instruction Deactivate Master Control Relay, you switch off the MCR-dependency of subsequent commands. After this instruction, you cannot program any more MCR zones. When your program deactivates an MCR area, the MCR is always energized irrespective of the entries in the MCR stack.

Table 20-7 Master Control Relay Deactivate Element

| LAD Element | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| $<$ MCRD | None | - | - | Deactivates the MCR function |

The MCR stack and the bit that controls its dependency (the MA bit) relate to each level and have to be saved and fetched every time you switch to the sequence level. They are preset at the beginning of every sequence level (MCR entry bits 1 to 8 are set to 1 , the MCR stack pointer is set to 0 and the MA bit is set to 0 ).

The MCR stack is passed on from block to block and the MA bit is saved and set to 0 every time a block is called. It is fetched back at the end of the block.

The MCR can be implemented in such a way that it optimizes the run time of code-generating CPUs. The reason for this is that the dependency of the MCR is not passed on by the block; it must be explicitly activated by an MCR instruction. A code-generating CPU recognizes this instruction and generates the additional code necessary for the evaluation of the MCR stack until it recognizes an MCR instruction or reaches the end of the block. With instructions outside the MCRA/MCRD range, there is no increase of the runtime.
The instructions MCRA and MCRD must always be used in pairs within your program.


Figure 20-5 Activating and Deactivating an MCR Area
The operations programmed between MCRA and MCRD depend on the signal state of the MCR bit. Operations programmed outside an MCRA-MCRD sequence do not depend on the signal state of the MCR bit. If an MCRD instruction is missing, the operations programmed between the instructions MCRA and BEU depend on the MCR bit. (BEU is an STL instruction. You will find more information in Manual /232/.)


The instruction -(MCRA) activates the function MCR up to the next MCRD. The instructions between - $(M C R<)$ and - $(M C R>)$ are processed dependent on the MA bit (here I 0.0 ):

- If the signal state of input I $0.0=1$, the following conditions can exist:
- Output Q 4.0 is set to 1 if the signal state of input I 0.3 is 1 .
- Output Q 4.0 remains unchanged if the signal state of input I 0.3 is 0 .
- The signal state of input I 0.4 is assigned to output Q4.1.
- If the signal state of input I $0.0=0$, the following conditions exist:
- Output Q 4.0 remains unchanged regardless of the signal state of input I 0.3.
- Output Q 4.1 is 0 regardless of the signal state of input I 0.4.

| Status Word Bits |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BR | CC 1 | CC 0 | OV | OS | OR | STA | RLO | FC |
| Write | - | - | - | - | - | - | - | - | - |

Figure 20-6 Master Control Relay (Activate and Deactivate)
You must program the dependency of the functions ( FCs ) and function blocks (FBs) in the blocks by yourself. If this function or function block is called from an MCRA/MCRD sequence, not all instructions within this sequence are automatically dependent on the MCR bit. To achieve this, use the instruction MCRA of the block called.


## Warning

Risk of personal injury and danger to equipment:
Never use the instruction MCR as an EMERGENCY OFF or safety device for personnel.
MCR is not a substitute for a hardwired master control relay.

### 20.6 Master Control Relay On/Off

## MCR On

The Master Control Relay On (MCR<) instruction triggers an operation that pushes the RLO to the MCR stack and opens an MCR zone. The instructions shown in Table 20-4 are influenced by the RLO that is pushed to the RLO stack when the MCR zone is opened. The MCR stack works like a LIFO (Last In, First Out) buffer. Only eight entries are possible. If the stack is already full, the Master Control Relay On instruction produces an MCR stack fault (MCRF).

Table 20-8 Master Control Relay On Element

| LAD Element | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| $-(M C R>$ | None | - | - | Opens an MCR zone |

MCR Off The Master Control Relay Off (MCR>) instruction closes the MCR zone that was opened last. The instruction does this by removing the RLO entry from the MCR stack. The RLO was pushed there by the Master Control Relay On instruction. The entry released at the other end of the LIFO (Last In, First Out) MCR stack is set to 1 . If the stack is already empty, the Master Control Relay Off instruction produces an MCR stack fault (MCRF).

Table 20-9 Master Control Relay Off Element

| LAD Element | Parameter | Data Type | Memory Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| $<\mathrm{MCR} \gg$ | None | - | - | Closes the MCR zone that was <br> opened last |

The MCR is controlled by a stack which is one bit wide and eight entries deep (see Figure 20-7). The MCR is activated until all eight entries in the stack are equal to 1 . The instruction - (MCR<) copies the RLO to the MCR stack. The instruction - (MCR>) removes the last entry from the stack and sets the released stack address to 1 . If an error occurs - e.g. if more than eight - (MCR>) instructions follow one another, or you attempt to execute the instruction - (MCR>) when the stack is empty - this error activates the MCRF error message. The monitoring of the MCR stack follows the stack pointer (MSP: $0=$ empty, $1=$ one entry, $2=$ two entries, $\ldots, 8=$ eight entries).


Figure 20-7 Master Control Relay Stack
The instructions - (MCR<) and - (MCR>) must always be used in pairs within your program.

The instruction - $(\mathrm{MCR}<)$ takes over the signal state of the RLO and copies it to the MCR bit.

The instruction - (MCR>) sets the MCR bit absolutely to 1 . Because of this characteristic, every other instruction between the instructions - (MCRA) and -(MCRD) operates independent of the MCR bit (for information on -(MCRA) and -(MCRD), see above).

You can nest the instructions - $(\mathrm{MCR}<)$ and - $(\mathrm{MCR}>)$. The maximum nesting depth is eight, i.e. you can write a maximum of eight - (MCR<) instructions one after the other before inserting an -(MCR>) instruction. You must program an equal number of - (MCR<) and - (MCR>) instructions.

If the - $(\mathrm{MCR}<)$ instructions are nested, the MCR bit of the lower nesting level is formed. The - $(\mathrm{MCR}<)$ instruction then links the current RLO with the current MCR bit in accordance with the AND truth table.

When an -(MCR>) instruction finishes a nesting level, it fetches the MCR bit from the next higher level.


When the MCRA instruction activates the MCR function, you can create up to eight nested MCR zones. In the example, there are two MCR zones. The first MCR> instruction works together with the second MCR<instruction. All instructions between the second set of MCR brackets (MCR<MCR>) belong to the second MCR zone. The operations are executed as follows:

- If the signal state of input I $0.0=1$, the signal state of input I 0.4 is assigned to output $Q$ 4.1.
- If the signal state of input I $0.0=0$, the signal state of output $Q 4.1$ is 0 regardless of the signal state of input I 0.4. Output Q 4.0 remains unchanged regardless of the signal state of input I 0.3.
- If the signal state of input I 0.0 and I $0.1=1$, output $Q 4.0$ is set to 1 if the signal state of input I 0.3 is 1 and output $Q 4.1=$ input $I 0.4$.
- If the signal state of input I $0.1=0$, output Q 4.0 remains unchanged regardless of the signal state of input I 0.3 and input I 0.0.

| Status Word Bits |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BR | CC 1 | CC 0 | OV | OS | OR | STA | RLO | FC |

Figure 20-8 Master Control Relay Off

## Appendix

Instructions
Programming Examples
Number Representation
References

## Alphabetical Listing of Instructions

Chapter Overview

| Section | Description | Page |
| :--- | :--- | ---: |
| A. 1 | Listing with International Names | A-2 |
| A.2 | Listing with International Names and SIMATIC Equivalents | A-5 |
| A.3 | Listing with SIMATIC Names | A-9 |
| A.4 | Listing with SIMATIC Names and International Equivalents | A-12 |
| A.5 | Listing with International Short Names and SIMATIC Short <br> Names | A-16 |

## A. 1 Listing with International Names

Table A-1 provides an alphabetical listing of instructions with international full names. Next to each full name is its international short name and a reference to the page on which the instruction is explained in this manual.

Table A-1 Ladder Logic Instructions Arranged Alphabetically by International Name, with Short Names

| Full Name | Short Name | Page No. |
| :---: | :---: | :---: |
| Add Double Integer | ADD_DI | 11-3 |
| Add Integer | ADD_I | 11-2 |
| Add Real | ADD_R | 12-3 |
| Address Negative Edge Detection | NEG | 8-22 |
| Address Positive Edge Detection | POS | 8-21 |
| Assign a Value | MOVE | 14-2 |
| BCD to Double Integer | BCD_DI | 14-7 |
| BCD to Integer | BCD_I | 14-4 |
| Call FB from Box | CALL_FB | 20-4 |
| Call FC from Box | CALL_FC | 20-4 |
| Call FC SFC from Coil (without parameters) | - (CALL) | 20-2 |
| Call System FB from Box | CALL_SFB | 20-4 |
| Call System FC from Box | CALL_SFC | 20-4 |
| Ceiling | CEIL | 14-17 |
| Compare Double Integer (>, <, ==, <>, <=, >=) | CMP>=D | 13-3 |
| Compare Integer (>, <, ==, <>, <=, >=) | CMP>=I | 13-2 |
| Compare Real (>, <, ==, <>, <=, >=) | CMP>=R | 13-5 |
| Divide Double Integer | DIV_DI | 11-9 |
| Divide Integer | DIV_I | 11-8 |
| Divide Real | DIV_R | 12-6 |
| Double Integer to BCD | DI_BCD | 14-8 |
| Double Integer to Real | DI_R | 14-9 |
| Down Counter | S_CD | 10-7 |
| Down Counter Coil | - ( CD ) | 8-13 |
| Exception Bit BR Memory | BR - Il- | 19-3 |
| Exception Bit Overflow | OV - \\| - | 19-7 |
| Exception Bit Overflow Stored | OS - - 1 | 19-9 |
| Exception Bit Unordered | UO - - $1-$ | 19-6 |
| Extended Pulse S5 Timer | S_PEXT | 9-7 |
| Extended Pulse Timer Coil | - (SE) | 8-15 |
| Floor | FLOOR | 14-18 |
| Integer to BCD | I_BCD | 14-5 |
| Integer to Double Integer | I_DI | 14-6 |
| Invert Power Flow | - \| NOT $\mid-$ | 8-7 |

Table A-1 Ladder Logic Instructions Arranged Alphabetically by International Name, with Short Names, cont.

| Full Name | Short Name | Page No. |
| :---: | :---: | :---: |
| Jump-If-Not | -(JMPN) | 18-5 |
| Jump | -(JMP) | 18-3 |
| Master Control Relay Activate | -(MCRA) | 20-9 |
| Master Control Relay Deactivate | - (MCRD) | 20-9 |
| Master Control Relay Off | -(MCR>) | 20-12 |
| Master Control Relay On | -(MCR<) | 20-12 |
| Midline Output | -(\#)- | 8-6 |
| Multiply Double Integer | MUL_DI | 11-7 |
| Multiply Integer | MUL_I | 11-6 |
| Multiply Real | MUL_R | 12-5 |
| Negate Real Number | NEG_R | 14-14 |
| Negated Exception Bit BR Memory | BR - $/ 1 /-$ | 19-3 |
| Negated Exception Bit Overflow | OV - $/ 1 /$ | 19-7 |
| Negated Exception Bit Overflow Stored | OS - \|/I- | 19-9 |
| Negated Exception Bit Unordered | UO - $/ 1 /$ | 19-6 |
| Negated Result Bit Equal 0 | $=00-\|/\|-$ | 19-4 |
| Negated Result Bit Greater Equal 0 | $>=0-1 / \mid-$ | 19-4 |
| Negated Result Bit Greater Than 0 | >0 - \|/|- | 19-4 |
| Negated Result Bit Less Equal 0 | < $=0-1 / \mid-$ | 19-4 |
| Negated Result Bit Less Than 0 | $<0-1 / 1-$ | 19-4 |
| Negated Result Bit Not Equal 0 | <>0 - $\|1\|-$ | 19-4 |
| Negative RLO Edge Detection | -( N )- | 8-20 |
| Normally Closed Contact (Address) | -\|/|- | 8-4 |
| Normally Open Contact (Address) | - \\|- | 8-3 |
| Off-Delay S5 Timer | S_OFFDT | 9-13 |
| Off-Delay Timer Coil | - (SF) | 8-18 |
| On-Delay S5 Timer | S_ODT | 9-9 |
| On-Delay Timer Coil | -( SD ) | 8-16 |
| ONEs Complement Double Integer | INV_DI | 14-11 |
| ONEs Complement Integer | INV_I | 14-10 |
| Open Data Block: DB or DI | -( OPN ) | 17-2 |
| Output Coil | -( ) | 8-5 |
| Positive RLO Edge Detection | - ( P )- | 8-19 |
| Pulse S5 Timer | S_PULSE | 9-5 |
| Pulse Timer Coil | -( SP ) | 8-14 |
| Reset Coil | -( R ) | 8-10 |
| Reset-Set Flipflop | RS | 8-24 |
| Result Bit Equal 0 | $=00-11-$ | 19-4 |
| Result Bit Greater Equal 0 | $>=0-11-$ | 19-4 |
| Result Bit Greater Than 0 | >0-11- | 19-4 |

Table A-1 Ladder Logic Instructions Arranged Alphabetically by International Name, with Short Names, cont.

| Full Name | Short Name | Page No. |
| :---: | :---: | :---: |
| Result Bit Less Equal 0 | < $=0$ - \\| - | 19-4 |
| Result Bit Less Than 0 | $<0-11-$ | 19-4 |
| Result Bit Not Equal 0 | <>0 - \\| - | 19-4 |
| Retentive On-Delay S5 Timer | S_ODTS | 9-11 |
| Retentive On-Delay Timer Coil | -(SS ) | 8-17 |
| Return | -(RET) | 20-7 |
| Return Fraction Double Integer | MOD | 11-10 |
| Rotate Left Double Word | ROL_DW | 16-10 |
| Rotate Right Double Word | ROR_DW | 16-12 |
| Round to Double Integer | ROUND | 14-15 |
| Save RLO to BR Memory | - ( SAVE ) | 8-8 |
| Set Coil | -( S ) | 8-9 |
| Set Counter Value | - (SC) | 8-11 |
| Set-Reset Flipflop | SR | 8-23 |
| Shift Left Double Word | SHL_DW | 16-4 |
| Shift Left Word | SHL_W | 16-2 |
| Shift Right Double Integer | SHR_DI | 16-9 |
| Shift Right Double Word | SHR_DW | 16-6 |
| Shift Right Integer | SHR_I | 16-7 |
| Shift Right Word | SHR_W | 16-5 |
| Subtract Double Integer | SUB_DI | 11-5 |
| Subtract Integer | SUB_I | 11-4 |
| Subtract Real | SUB_R | 12-4 |
| Truncate Double Integer Part | TRUNC | 14-16 |
| TWOs Complement Double Integer | NEG_DI | 14-13 |
| TWOs Complement Integer | NEG_I | 14-12 |
| Up Counter | S_CU | 10-5 |
| Up Counter Coil | - ( CU ) | 8-12 |
| Up-Down Counter | S_CUD | 10-3 |
| (Word) And Double Word | WAND_DW | 15-4 |
| (Word) And Word | WAND_W | 15-3 |
| (Word) Exclusive Or Double Word | WXOR_DW | 15-8 |
| (Word) Exclusive Or Word | WXOR_W | 15-7 |
| (Word) Or Double Word | WOR_DW | 15-6 |
| (Word) Or Word | WOR_W | 15-5 |

## A. 2 Listing with International Names and SIMATIC Equivalents

Table A-2 provides an alphabetical listing of instructions with international full names. Next to each full name is its SIMATIC equivalent and a reference to the page on which the instruction is explained in this manual.

Table A-2 Ladder Logic Instructions Arranged Alphabetically by International Name, with SIMATIC Equivalents

| International Name | SIMATIC Name | Page No. |
| :---: | :---: | :---: |
| Add Double Integer | Ganze Zahlen addieren (32 Bit) | 11-3 |
| Add Integer | Ganze Zahlen addieren (16 Bit) | 11-2 |
| Add Real | Realzahlen addieren | 12-3 |
| Address Negative Edge Detection | Signalflanke $1 \rightarrow 0$ abfragen | 8-22 |
| Address Positive Edge Detection | Signalflanke $0 \rightarrow 1$ abfragen | 8-21 |
| Assign a Value | Wert übertragen | 14-2 |
| BCD to Double Integer | BCD-Zahl in Ganzzahl (32 Bit) wandeln | 14-7 |
| BCD to Integer | BCD-Zahl in Ganzzahl (16 Bit) wandeln | 14-4 |
| Call FB from Box | FB als Box aufrufen | 20-4 |
| Call FC from Box | FC als Box aufrufen | 20-4 |
| Call FC SFC from Coil (without parameters) | FC/SFC aufrufen ohne Parameter | 20-2 |
| Call System FB from Box | System FB als Box aufrufen | 20-4 |
| Call System FC from Box | System FC als Box aufrufen | 20-4 |
| Ceiling | Aus Realzahl nächsthöhere Ganzzahl erzeugen | 14-17 |
| Compare Double Integer (>, <, ==, <>, <=, >=) | Ganze Zahlen vergleichen (32 Bit) | 13-3 |
| Compare Integer (>, <, ==, <>, <=, >=) | Ganze Zahlen vergleichen (16 Bit) | 13-2 |
| Compare Real (>, <, ==, <>, <=, >=) | Realzahlen vergleichen | 13-5 |
| Divide Double Integer | Ganze Zahlen dividieren (32 Bit) | 11-9 |
| Divide Integer | Ganze Zahlen dividieren (16 Bit) | 11-8 |
| Divide Real | Realzahlen dividieren | 12-6 |
| Double Integer to BCD | Ganzzahl (32 Bit) in BCD-Zahl wandeln | 14-8 |
| Double Integer to Real | Ganzzahl (32 Bit) in Realzahl wandeln | 14-9 |
| Down Counter | Abwärts zählen | 10-7 |
| Down Counter Coil | Abwärtszählen | 8-13 |
| Exception Bit BR Memory | Störungsbit BR-Register | 19-3 |
| Exception Bit Overflow | Störungsbit Überlauf | 19-7 |
| Exception Bit Overflow Stored | Störungsbit Überlauf gespeichert | 19-9 |
| Exception Bit Unordered | Störungsbit Ungültige Operation | 19-6 |
| Extended Pulse S5 Timer | Zeit als verlängerten Impuls starten (SV) | 9-7 |
| Extended Pulse Timer Coil | Zeit als verlängerten Impuls starten (SV) | 8-15 |

Table A-2 Ladder Logic Instructions Arranged Alphabetically by International Name, with SIMATIC Equivalents, cont.

| International Name | SIMATIC Name | Page No. |
| :---: | :---: | :---: |
| Floor | Aus Realzahl nächstniedere Ganzzahl erzeugen | 14-18 |
| Integer to BCD | Ganzzahl (16 Bit) in BCD-Zahl wandeln | 14-5 |
| Integer to Double Integer | 16-bit-Ganzzahl in 32-bit-Ganzzahl wandeln | 14-6 |
| Invert Power Flow | Verknüpfungsergebnis invertieren | 8-7 |
| Jump-If-Not | Springen wenn 0 | 18-5 |
| Jump | Springen wenn 1 | 18-3 |
| Master Control Relay Activate | Master Control Relais Anfang | 20-9 |
| Master Control Relay Deactivate | Master Control Relais Ende | 20-9 |
| Master Control Relay Off | Master Control Relais ausschalten | 20-12 |
| Master Control Relay On | Master Control Relais einschalten | 20-12 |
| Midline Output | Konnektor | 8-6 |
| Multiply Double Integer | Ganze Zahlen multiplizieren (32 Bit) | 11-7 |
| Multiply Integer | Ganze Zahlen multiplizieren (16 Bit) | 11-6 |
| Multiply Real | Realzahlen multiplizieren | 12-5 |
| Negate Real Number | Vorzeichen einer Realzahl wechseln | 14-14 |
| Negated Exception Bit BR Memory | Negiertes Störungsbit BR-Register | 19-3 |
| Negated Exception Bit Overflow | Negiertes Störungsbit Überlauf | 19-7 |
| Negated Exception Bit Overflow Stored | Negiertes Störungsbit Überlauf gespeichert | 19-9 |
| Negated Exception Bit Unordered | Negiertes Störungsbit Ungültige Operation | 19-6 |
| Negated Result Bit Equal 0 | Negiertes Ergebnisbit bei gleich 0 | 19-4 |
| Negated Result Bit Greater Equal 0 | Negiertes Ergebnisbit bei größer gleich 0 | 19-4 |
| Negated Result Bit Greater Than 0 | Negiertes Ergebnisbit bei größer als 0 | 19-4 |
| Negated Result Bit Less Equal 0 | Negiertes Ergebnisbit bei kleiner gleich 0 | 19-4 |
| Negated Result Bit Less Than 0 | Negiertes Ergebnisbit bei kleiner 0 | 19-4 |
| Negated Result Bit Not Equal 0 | Negiertes Ergebnisbit bei ungleich 0 | 19-4 |
| Negative RLO Edge Detection | Flanke $1 \rightarrow 0$ abfragen | 8-20 |
| Normally Closed Contact (Address) | Öffnerkontakt | 8-4 |
| Normally Open Contact (Address) | Schließerkontakt | 8-3 |
| Off-Delay S5 Timer | Zeit als Ausschaltverzögerung starten (SA) | 9-13 |
| Off-Delay Timer Coil | Zeit als Ausschaltverzögerung starten (SA) | 8-18 |
| On-Delay S5 Timer | Zeit als Einschaltverzögerung starten (SE) | 9-9 |
| On-Delay Timer Coil | Zeit als Einschaltverzögerung starten (SE) | 8-16 |
| ONEs Complement Double Integer | 1er Komplement zu Ganzzahl (32 Bit) erzeugen | 14-11 |
| ONEs Complement Integer | 1er Komplement zu Ganzzahl (16 Bit) erzeugen | 14-10 |

Table A-2 Ladder Logic Instructions Arranged Alphabetically by International Name, with SIMATIC Equivalents, cont.

| International Name | SIMATIC Name | Page No. |
| :---: | :---: | :---: |
| Open Data Block: DB or DI | Datenbaustein öffnen | 17-2 |
| Output Coil | Relaisspule, Ausgang | 8-5 |
| Positive RLO Edge Detection | Flanke $0 \rightarrow 1$ abfragen | 8-19 |
| Pulse S5 Timer | Zeit als Impuls starten (SI) | 9-5 |
| Pulse Timer Coil | Zeit als Impuls starten (SI) | 8-14 |
| Reset Coil | Ausgang rücksetzen | 8-10 |
| Reset-Set Flipflop | Flipflop rücksetzen setzen | 8-24 |
| Result Bit Equal 0 | Ergebnisbit bei gleich 0 | 19-4 |
| Result Bit Greater Equal 0 | Ergebnisbit bei größer gleich 0 | 19-4 |
| Result Bit Greater Than 0 | Ergebnisbit bei größer als 0 | 19-4 |
| Result Bit Less Equal 0 | Ergebnisbit bei kleiner gleich 0 | 19-4 |
| Result Bit Less Than 0 | Ergebnisbit bei kleiner 0 | 19-4 |
| Result Bit Not Equal 0 | Ergebnisbit bei ungleich 0 | 19-4 |
| Retentive On-Delay S5 Timer | Zeit als speich. Einschaltverzögerung starten (SS) | 9-11 |
| Retentive On-Delay Timer Coil | Zeit als speich. Einschaltverzögerung starten (SS) | 8-17 |
| Return | Springe zurück | 20-7 |
| Return Fraction Double Integer | Divisionsrest gewinnen (32 Bit) | 11-10 |
| Rotate Left Double Word | 32 Bit linksrotieren | 16-10 |
| Rotate Right Double Word | 32 Bit rechtsrotieren | 16-12 |
| Round to Double Integer | Zahl runden | 14-15 |
| Save RLO to BR Memory | Verknüpfungsergebnis ins BR-Register laden | 8-8 |
| Set Coil | Ausgang setzen | 8-9 |
| Set Counter Value | Zähleranfangswert setzen | 8-11 |
| Set-Reset Flipflop | Flipflop setzen rücksetzen | 8-23 |
| Shift Left Double Word | 32 Bit links schieben | 16-4 |
| Shift Left Word | 16 Bit links schieben | 16-2 |
| Shift Right Double Integer | Ganzzahl (32 Bit) rechtsschieben | 16-9 |
| Shift Right Double Word | 32 Bit rechts schieben | 16-6 |
| Shift Right Integer | Ganzzahl (16 Bit) rechtsschieben | 16-7 |
| Shift Right Word | 16 Bit rechts schieben | 16-5 |
| Subtract Double Integer | Ganze Zahlen subtrahieren (32 Bit) | 11-5 |
| Subtract Integer | Ganze Zahlen subtrahieren (16 Bit) | 11-4 |
| Subtract Real | Realzahlen subtrahieren | 12-4 |
| Truncate Double Integer Part | Ganze Zahl erzeugen | 14-16 |

Table A-2 Ladder Logic Instructions Arranged Alphabetically by International Name, with SIMATIC Equivalents, cont.

| International Name | SIMATIC Name | Page No. |
| :--- | :--- | :---: |
| TWOs Complement Double Integer | 2er Komplement zu Ganzzahl (32 Bit) <br> erzeugen | $14-13$ |
| TWOs Complement Integer | 2er Komplement zu Ganzzahl (16 Bit) <br> erzeugen | $14-12$ |
| Up Counter | Aufwärts zählen | $10-5$ |
| Up Counter Coil | Aufwärtszählen | $8-12$ |
| Up-Down Counter | Aufwärts/abwärts zählen | $10-3$ |
| (Word) And Double Word | 32 Bit UND verknüpfen | $15-4$ |
| (Word) And Word | 16 Bit UND verknüpfen | $15-3$ |
| (Word) Exclusive Or Double Word | 32 Bit Exclusiv ODER verknüpfen | $15-8$ |
| (Word) Exclusive Or Word | 16 Bit Exclusiv ODER verknüpfen | $15-7$ |
| (Word) Or Double Word | 32 Bit ODER verknüpfen | $15-6$ |
| (Word) Or Word | 16 Bit ODER verknüpfen | $15-5$ |

## A. 3 Listing with SIMATIC Names

Table A-3 provides an alphabetical listing of instructions with SIMATIC full names. Next to each full name is its international short name and a reference to the page on which the instruction is explained in this manual.

Table A-3 Ladder Logic Instructions Arranged Alphabetically by SIMATIC Name, with Short Names

| SIMATIC Name | Short Name | Page No. |
| :---: | :---: | :---: |
| 1er Komplement zu Ganzzahl (16 Bit) erzeugen | INV_I | 14-10 |
| 1er Komplement zu Ganzzahl (32 Bit) erzeugen | INV_DI | 14-11 |
| 2er Komplement zu Ganzzahl (16 Bit) erzeugen | NEG_I | 14-12 |
| 2er Komplement zu Ganzzahl (32 Bit) erzeugen | NEG_DI | 14-13 |
| 16 Bit Exclusiv ODER verknüpfen | WXOR_W | 15-7 |
| 16-bit-Ganzzahl in 32-bit-Ganzzahl wandeln | I_DI | 14-6 |
| Ganzzahl (16 Bit) in BCD-Zahl wandeln | I_BCD | 14-5 |
| Ganzzahl (16 Bit) rechtsschieben | SHR_I | 16-7 |
| 16 Bit links schieben | SHL_W | 16-2 |
| 16 Bit ODER verknüpfen | WOR_W | 15-5 |
| 16 Bit rechts schieben | SHR_W | 16-5 |
| 16 Bit UND verknüpfen | WAND_W | 15-3 |
| 32 Bit Exclusiv ODER verknüpfen | WXOR_DW | 15-8 |
| Ganzzahl (32 Bit) in BCD-Zahl wandeln | DI_BCD | 14-8 |
| Ganzzahl (32 Bit) in Realzahl wandeln | DI_R | 14-9 |
| Ganzzahl (32 Bit) rechtsschieben | SHR_DI | 16-9 |
| 32 Bit linksrotieren | ROL_DW | 16-10 |
| 32 Bit links schieben | SHL_DW | 16-4 |
| 32 Bit ODER verknüpfen | WOR_DW | 15-6 |
| 32 Bit rechtsrotieren | ROR_DW | 16-12 |
| 32 Bit rechts schieben | SHR_DW | 16-4 |
| 32 Bit UND verknüpfen | WAND_DW | 15-4 |
| Abwärts zählen | S_CD | 10-7 |
| Abwärtszählen | --(CD) | 8-13 |
| Aufwärts/abwärts zählen | S_CUD | 10-3 |
| Aufwärts zählen | S_CU | 10-5 |
| Aufwärtszählen | -( CU ) | 8-12 |
| Ausgang rücksetzen | -( R ) | 8-10 |
| Ausgang setzen | -( S ) | 8-9 |
| Aus Realzahl nächsthöhere Ganzzahl erzeugen | CEIL | 14-17 |
| Aus Realzahl nächstniedere Ganzzahl erzeugen | FLOOR | 14-18 |
| BCD-Zahl in Ganzzahl (16 Bit) wandeln | BCD_I | 14-4 |
| BCD-Zahl in Ganzzahl (32 Bit) wandeln | BCD_DI | 14-7 |
| Datenbaustein öffnen | -( OPN ) | 17-2 |

Table A-3 Ladder Logic Instructions Arranged Alphabetically by SIMATIC Name, with Short Names, cont.

| SIMATIC Name | Short Name | Page No. |
| :---: | :---: | :---: |
| Divisionsrest gewinnen (32 Bit) | MOD | 11-10 |
| Ergebnisbit bei gleich 0 | $=0$ - \\| - | 19-4 |
| Ergebnisbit bei größer als 0 | >0 - \\| - | 19-4 |
| Ergebnisbit bei größer gleich 0 | $>=0-11-$ | 19-4 |
| Ergebnisbit bei kleiner 0 | <0-11- | 19-4 |
| Ergebnisbit bei kleiner gleich 0 | < $=0$ - \\| 11 | 19-4 |
| Ergebnisbit bei ungleich 0 | <>0-11- | 19-4 |
| FB als Box aufrufen | CALL_FB | 20-4 |
| FC als Box aufrufen | CALL_FC | 20-4 |
| FC/SFC aufrufen ohne Parameter | - (CALL) | 20-2 |
| Flanke $0 \rightarrow 1$ abfragen | -( P )- | 8-19 |
| Flanke $1 \rightarrow 0$ abfragen | -( N$)$ - | 8-20 |
| Flipflop rücksetzen setzen | RS | 8-24 |
| Flipflop setzen rücksetzen | SR | 8-23 |
| Ganze Zahlen addieren (16 Bit) | ADD_I | 11-2 |
| Ganze Zahlen addieren (32 Bit) | ADD_DI | 11-3 |
| Ganze Zahlen dividieren (16 Bit) | DIV_I | 11-8 |
| Ganze Zahlen dividieren (32 Bit) | DIV_DI | 11-9 |
| Ganze Zahlen multiplizieren (16 Bit) | MUL_I | 11-6 |
| Ganze Zahlen multiplizieren (32 Bit) | MUL_DI | 11-7 |
| Ganze Zahlen subtrahieren (16 Bit) | SUB_I | 11-4 |
| Ganze Zahlen subtrahieren (32 Bit) | SUB_DI | 11-5 |
| Ganze Zahlen vergleichen (16 Bit) | CMP_I_>= | 13-2 |
| Ganze Zahlen vergleichen (32 Bit) | CMP_D_>= | 13-3 |
| Ganze Zahl erzeugen | TRUNC | 14-16 |
| Konnektor | -(\#)- | 8-6 |
| Master Control Relais Anfang | -(MCRA) | 20-9 |
| Master Control Relais ausschalten | -(MCR>) | 20-12 |
| Master Control Relais einschalten | - (MCR<) | 20-12 |
| Master Control Relais Ende | -(MCRD) | 20-9 |
| Negiertes Ergebnisbit bei gleich 0 | $=00-\|/\|-$ | 19-4 |
| Negiertes Ergebnisbit bei größer als 0 | $>0-1 / 1-$ | 19-4 |
| Negiertes Ergebnisbit bei größer gleich 0 | $>=0-\|/\|-$ | 19-4 |
| Negiertes Ergebnisbit bei kleiner gleich 0 | < $=0$ - $\|1 /\|-$ | 19-4 |
| Negiertes Ergebnisbit bei kleiner 0 | $<0-1 / \mid-$ | 19-4 |
| Negiertes Ergebnisbit bei ungleich 0 | <>0 - $\|1\|-$ | 19-4 |
| Negiertes Störungsbit BR-Register | BR - $\|/\|=$ | 19-3 |
| Negiertes Störungsbit Überlauf | OV - $/ 1 \mid-$ | 19-7 |
| Negiertes Störungsbit Überlauf gespeichert | OS - $1 / 1$ | 19-9 |
| Negiertes Störungsbit Ungültige Operation | UO - $/ 1 \mid-$ | 19-6 |

Table A-3 Ladder Logic Instructions Arranged Alphabetically by SIMATIC Name, with Short Names, cont.

| SIMATIC Name | Short Name | Page No. |
| :---: | :---: | :---: |
| Öffnerkontakt | -\|/|- | 8-4 |
| Realzahlen addieren | ADD_R | 12-3 |
| Realzahlen dividieren | DIV_R | 12-6 |
| Realzahlen multiplizieren | MUL_R | 12-5 |
| Realzahlen subtrahieren | SUB_R | 12-4 |
| Realzahlen vergleichen | CMP_R_>= | 13-5 |
| Relaisspule, Ausgang | -( ) | 8-5 |
| Schließerkontakt | - I1- | 8-3 |
| Signalflanke $0 \rightarrow 1$ abfragen | POS | 8-21 |
| Signalflanke $1 \rightarrow 0$ abfragen | NEG | 8-22 |
| Springen wenn 0 | -(JMPN) | 18-5 |
| Springen wenn 1 | - (JMP) | 18-3 |
| Springe zurück | -(RET) | 20-7 |
| Störungsbit BR-Register | BR - Il- | 19-3 |
| Störungsbit Überlauf | OV- $11-$ | 19-7 |
| Störungsbit Überlauf gespeichert | OS - - 11 | 19-9 |
| Störungsbit Ungültige Operation | UO - I\|- | 19-6 |
| System FB als Box aufrufen | CALL_SFB | 20-4 |
| System FC als Box aufrufen | CALL_SFC | 20-4 |
| Verknüpfungsergebnis ins BR-Register laden | - ( SAVE) | 8-8 |
| Verknüpfungsergebnis invertieren | -\| NOT |- | 8-7 |
| Vorzeichen einer Realzahl wechseln | NEG_R | 14-14 |
| Wert übertragen | MOVE | 14-2 |
| Zahl runden | ROUND | 14-15 |
| Zähleranfangswert setzen | - (SC) | 8-11 |
| Zeit als Ausschaltverzögerung starten (SA) | S_OFFDT | 9-13 |
| Zeit als Ausschaltverzögerung starten (SA) | - (SF) | 8-18 |
| Zeit als Einschaltverzögerung starten (SE) | S_ODT | 9-9 |
| Zeit als Einschaltverzögerung starten (SE) | - ( SD ) | 8-16 |
| Zeit als Impuls starten (SI) | S_PULSE | 9-5 |
| Zeit als Impuls starten (SI) | - (SP) | 8-14 |
| Zeit als speich. Einschaltverzögerung starten (SS) | S_ODTS | 9-11 |
| Zeit als speich. Einschaltverzögerung starten (SS) | -( SS ) | 8-17 |
| Zeit als verlängerten Impuls starten (SV) | S_PEXT | 9-7 |
| Zeit als verlängerten Impuls starten (SV) | -( SE ) | 8-15 |

## A. 4 Listing with SIMATIC Names and International Equivalents

Table A-4 provides an alphabetical listing of instructions with SIMATIC full names. Next to each full name is its international equivalent and a reference to the page on which the instruction is explained in this manual.

Table A-4 Ladder Logic Instructions Arranged Alphabetically by SIMATIC Name, with International Equivalents

| SIMATIC Name | International Name | Page No. |
| :---: | :---: | :---: |
| 1er Komplement zu Ganzzahl (16 Bit) erzeugen | ONEs Complement Integer | 14-10 |
| 1er Komplement zu Ganzzahl (32 Bit) erzeugen | ONEs Complement Double Integer | 14-11 |
| 2er Komplement zu Ganzzahl (16 Bit) erzeugen | TWOs Complement Integer | 14-12 |
| 2er Komplement zu Ganzzahl (32 Bit) erzeugen | TWOs Complement Double Integer | 14-13 |
| 16 Bit Exclusiv ODER verknüpfen | (Word) Exclusive Or Word | 15-7 |
| 16-bit-Ganzzahl in 32-bit-Ganzzahl wandeln | Integer to Double Integer | 14-6 |
| Ganzzahl (16 Bit) in BCD-Zahl wandeln | Integer to BCD | 14-5 |
| Ganzzahl (16 Bit) rechtsschieben | Shift Right Integer | 16-7 |
| 16 Bit links schieben | Shift Left Word | 16-2 |
| 16 Bit ODER verknüpfen | (Word) Or Word | 15-5 |
| 16 Bit rechts schieben | Shift Right Word | 16-5 |
| 16 Bit UND verknüpfen | (Word) And Word | 15-3 |
| 32 Bit Exclusiv ODER verknüpfen | (Word) Exclusive Or Double Word | 15-8 |
| Ganzzahl (32 Bit) in BCD-Zahl wandeln | Double Integer to BCD | 14-8 |
| Ganzzahl (32 Bit) in Realzahl wandeln | Double Integer to Real | 14-9 |
| Ganzzahl (32 Bit) rechtsschieben | Shift Right Double Integer | 16-9 |
| 32 Bit linksrotieren | Rotate Left Double Word | 16-10 |
| 32 Bit links schieben | Shift Left Double Word | 16-4 |
| 32 Bit ODER verknüpfen | (Word) Or Double Word | 15-6 |
| 32 Bit rechtsrotieren | Rotate Right Double Word | 16-12 |
| 32 Bit rechts schieben | Shift Right Double Word | 16-4 |
| 32 Bit UND verknüpfen | (Word) And Double Word | 15-4 |
| Abwärts zählen | Down Counter | 10-7 |
| Abwärtszählen | Down Counter Coil | 8-13 |
| Aufwärts/abwärts zählen | Up-Down Counter | 10-3 |
| Aufwärts zählen | Up Counter | 10-5 |
| Aufwärtszählen | Up Counter Coil | 8-12 |
| Ausgang rücksetzen | Reset Coil | 8-10 |
| Ausgang setzen | Set Coil | 8-9 |

Table A-4 Ladder Logic Instructions Arranged Alphabetically by SIMATIC Name, with International Equivalents, cont.

| SIMATIC Name | International Name | Page No. |
| :---: | :---: | :---: |
| Aus Realzahl nächsthöhere Ganzzahl erzeugen | Ceiling | 14-17 |
| Aus Realzahl nächstniedere Ganzzahl erzeugen | Floor | 14-18 |
| BCD-Zahl in Ganzzahl (16 Bit) wandeln | BCD to Integer | 14-4 |
| BCD-Zahl in Ganzzahl (32 Bit) wandeln | BCD to Double Integer | 14-7 |
| Datenbaustein öffnen | Open Data Block: DB or DI | 17-2 |
| Divisionsrest gewinnen (32 Bit) | Return Fraction Double Integer | 11-10 |
| Ergebnisbit bei gleich 0 | Result Bit Equal 0 | 19-4 |
| Ergebnisbit bei größer als 0 | Result Bit Greater Than 0 | 19-4 |
| Ergebnisbit bei größer gleich 0 | Result Bit Greater Equal 0 | 19-4 |
| Ergebnisbit bei kleiner 0 | Result Bit Less Than 0 | 19-4 |
| Ergebnisbit bei kleiner gleich 0 | Result Bit Less Equal 0 | 19-4 |
| Ergebnisbit bei ungleich 0 | Result Bit Not Equal 0 | 19-4 |
| FB als Box aufrufen | Call FB from Box | 20-4 |
| FC als Box aufrufen | Call FC from Box | 20-4 |
| FC/SFC aufrufen ohne Parameter | Call FC SFC from Coil (without parameters) | 20-2 |
| Flanke $0 \rightarrow 1$ abfragen | Positive RLO Edge Detection | 8-19 |
| Flanke $1 \rightarrow 0$ abfragen | Negative RLO Edge Detection | 8-20 |
| Flipflop rücksetzen setzen | Reset-Set Flipflop | 8-24 |
| Flipflop setzen rücksetzen | Set-Reset Flipflop | 8-23 |
| Ganze Zahlen addieren (16 Bit) | Add Integer | 11-2 |
| Ganze Zahlen addieren (32 Bit) | Add Double Integer | 11-3 |
| Ganze Zahlen dividieren (16 Bit) | Divide Integer | 11-8 |
| Ganze Zahlen dividieren (32 Bit) | Divide Double Integer | 11-9 |
| Ganze Zahlen multiplizieren (16 Bit) | Multiply Integer | 11-6 |
| Ganze Zahlen multiplizieren (32 Bit) | Multiply Double Integer | 11-7 |
| Ganze Zahlen subtrahieren (16 Bit) | Subtract Integer | 11-4 |
| Ganze Zahlen subtrahieren (32 Bit) | Subtract Double Integer | 11-5 |
| Ganze Zahlen vergleichen (16 Bit) | Compare Integer (>, <, ==, <>, <=, >=) | 13-2 |
| Ganze Zahlen vergleichen (32 Bit) | Compare Double Integer (>, <, ==, <>, <=, >=) | 13-3 |
| Ganze Zahl erzeugen | Truncate Double Integer Part | 14-16 |
| Konnektor | Midline Output | 8-6 |
| Master Control Relais Anfang | Master Control Relay Activate | 20-9 |
| Master Control Relais ausschalten | Master Control Relay Off | 20-12 |
| Master Control Relais einschalten | Master Control Relay On | 20-12 |
| Master Control Relais Ende | Master Control Relay Deactivate | 20-9 |

Table A-4 Ladder Logic Instructions Arranged Alphabetically by SIMATIC Name, with International Equivalents, cont.

| SIMATIC Name | International Name | Page No. |
| :---: | :---: | :---: |
| Negiertes Ergebnisbit bei gleich 0 | Negated Result Bit Equal 0 | 19-4 |
| Negiertes Ergebnisbit bei größer als 0 | Negated Result Bit Greater Than 0 | 19-4 |
| Negiertes Ergebnisbit bei größer gleich 0 | Negated Result Bit Greater Eqaul 0 | 19-4 |
| Negiertes Ergebnisbit bei kleiner gleich 0 | Negated Result Bit Less Equal 0 | 19-4 |
| Negiertes Ergebnisbit bei kleiner 0 | Negated Result Bit Less Than 0 | 19-4 |
| Negiertes Ergebnisbit bei ungleich 0 | Negated Result Bit Not Equal 0 | 19-4 |
| Negiertes Störungsbit BR-Register | Negated Exception Bit BR Memory | 19-3 |
| Negiertes Störungsbit Überlauf | Negated Exception Bit Overflow | 19-7 |
| Negiertes Störungsbit Überlauf gespeichert | Negated Exception Bit Overflow Stored | 19-9 |
| Negiertes Störungsbit Ungültige Operation | Negated Exception Bit Unordered | 19-6 |
| Öffnerkontakt | Normally Closed Contact (Address) | 8-4 |
| Realzahlen addieren | Add Real | 12-3 |
| Realzahlen dividieren | Divide Real | 12-6 |
| Realzahlen multiplizieren | Multiply Real | 12-5 |
| Realzahlen subtrahieren | Subtract Real | 12-4 |
| Realzahlen vergleichen | Compare Real (>, <, ==, <>, <=, >=) | 13-5 |
| Relaisspule, Ausgang | Output Coil | 8-5 |
| Schließerkontakt | Normally Open Contact (Address) | 8-3 |
| Signalflanke $0 \rightarrow 1$ abfragen | Address Positive Edge Detection | 8-21 |
| Signalflanke $1 \rightarrow 0$ abfragen | Address Negative Edge Detection | 8-22 |
| Springe wenn 0 | Jump-If-Not | 18-5 |
| Springen wenn 1 | Jump | 18-3 |
| Springe zurück | Return | 20-7 |
| Störungsbit BR-Register | Exception Bit BR Memory | 19-3 |
| Störungsbit Überlauf | Exception Bit Overflow | 19-7 |
| Störungsbit Überlauf gespeichert | Exception Bit Overflow Stored | 19-9 |
| Störungsbit Ungültige Operation | Exception Bit Unordered | 19-6 |
| System FB als Box aufrufen | Call System FB from Box | 20-4 |
| System FC als Box aufrufen | Call System FC from Box | 20-4 |
| Verknüpfungsergebnis ins BR-Register laden | Save RLO to BR Memory | 8-8 |
| Verknüpfungsergebnis invertieren | Invert Power Flow | 8-7 |
| Vorzeichen einer Realzahl wechseln | Negate Real Number | 14-14 |
| Wert übertragen | Assign a Value | 14-2 |
| Zahl runden | Round to Double Integer | 14-15 |
| Zähleranfangswert setzen | Set Counter Value | 8-11 |
| Zeit als Ausschaltverzögerung starten (SA) | Off-Delay S5 Timer | 9-13 |

Table A-4 Ladder Logic Instructions Arranged Alphabetically by SIMATIC Name, with International Equivalents, cont.

| SIMATIC Name | International Name | Page No. |
| :--- | :--- | :---: |
| Zeit als Ausschaltverzögerung starten (SA) | Off-Delay Timer Coil | $8-18$ |
| Zeit als Einschaltverzögerung starten (SE) | On-Delay S5 Timer | $9-9$ |
| Zeit als Einschaltverzögerung starten (SE) | On-Delay Timer Coil | $8-16$ |
| Zeit als Impuls starten (SI) | Pulse S5 Timer | $9-5$ |
| Zeit als Impuls starten (SI) | Pulse Timer Coil | $8-14$ |
| Zeit als speich. Einschaltverzögerung starten <br> (SS) | Retentive On-Delay S5 Timer | $9-11$ |
| Zeit als speich. Einschaltverzögerung starten <br> (SS) | Retentive On-Delay Timer Coil | $8-17$ |
| Zeit als verlängerten Impuls starten (SV) | Extended Pulse S5 Timer | $9-7$ |
| Zeit als verlängerten Impuls starten (SV) | Extended Pulse Timer Coil | $8-15$ |

## A. 5 Listing with International Short Names and SIMATIC Short Names

Table A-5 provides a list of instructions which have both international and SIMATIC short names. The table lists these instructions alphabetically according to their international full names.

Table A-5 Ladder Logic Instructions Listed in This Manual with International Short Names and SIMATIC Short Names

| International Name | International Short Name | SIMATIC Short Name | Page No. |
| :---: | :---: | :---: | :---: |
| Down Counter | S_CD | Z_RUECK | 10-7 |
| Down Counter Coil | - ( CD ) | - ( ZR ) | 8-13 |
| Exception Bit BR Memory | BR--11- | BIE - \\| - | 19-3 |
| Extended Pulse S5 Timer | S_PEXT | S_VIMP | 9-7 |
| Extended Pulse Timer Coil | -( SE) | -( SV ) | 8-15 |
| Off-Delay S5 Timer | S_OFFDT | S_AVERZ | 9-13 |
| Off-Delay Timer Coil | - (SF) | -(SA) | 8-18 |
| On-Delay S5 Timer | S_ODT | S_EVERZ | 9-9 |
| On-Delay Timer Coil | - (SD ) | -(SE) | 8-16 |
| Open Data Block: DB or DI | - ( OPN ) | -( AUF) | 17-2 |
| Pulse S5 Timer | S_PULSE | S_IMPULS | 9-5 |
| Pulse Timer Coil | - ( SP ) | -( SI ) | 8-14 |
| Retentive On-Delay S5 Timer | S_ODTS | S_SEVERZ | 9-11 |
| Retentive On-Delay Timer Coil | -( SS ) | -( SS ) | 8-17 |
| Set Counter Value | -( SC ) | -( SZ ) | 8-11 |
| Up Counter | S_CU | Z_VORW | 10-5 |
| Up Counter Coil | - ( CU ) | -( ZV ) | 8-12 |
| Up-Down Counter | S_CUD | ZAEHLER | 10-3 |

## Programming Examples

| Section | Description | Page |  |
| :--- | :--- | ---: | ---: |
|  | B. 1 | Overview | B-2 |
| B. 2 | Bit Logic Instructions | B-3 |  |
| B.3 | Timer Instructions | B-7 |  |
| B.4 | Counter and Comparison Instructions | B-11 |  |
| B.5 | Integer Math Instructions | B-13 |  |
| B.6 | Word Logic Instructions | B-14 |  |

## B. 1 Overview

## Practical Applications

Each ladder logic instruction described in this manual triggers a specific operation. When you combine these instructions into a program, you can accomplish a wide variety of automation tasks. This chapter provides the following examples of practical applications of the ladder logic instructions:

- Controlling a conveyor belt using bit logic instructions
- Detecting direction of movement on a conveyor belt using bit logic instructions
- Generating a clock pulse using timer instructions
- Keeping track of storage space using counter and comparison instructions
- Solving a problem using integer math instructions
- Setting the length of time for heating an oven


## Instructions Used The examples in this chapter use the following instructions:

- Add Integer (ADD_I)
- Assign a Value (MOVE)
- Compare Integer (CMP_I>=)
- Compare Integer (CMP_I<=)
- Divide Integer (DIV_I)
- Down Counter Coil - (CD )
- Extended Pulse Timer Coil - (SE )—
- Jump-If-Not - ( JMPN ) -
- Multiply Integer (MUL_I)
- Normally Closed Contact -|/-
- Normally Open Contact -| |-
- Output Coil - ( )
- Positive RLO Edge Detection - ( P ) -
- Reset Coil - ( R )
- Return - ( RET )
- Set Coil - (S )
- Up Counter Coil - (CU )
- (Word) And Word (WAND_W)
- (Word) Or Word (WOR_W)


## B. 2 Bit Logic Instructions

## Controlling a Conveyor Belt

Figure B-1 shows a conveyor belt that can be activated electrically. There are two push button switches at the beginning of the belt: S1 for START and S2 for STOP. There are also two push button switches at the end of the belt: S3 for START and S4 for STOP. It it possible to start or stop the belt from either end. Also, sensor S5 stops the belt when an item on the belt reaches the end.

You can write a program to control the conveyor belt shown in Figure B-1 using symbols that represent the various components of the conveyor system. If you choose this method, you need to make a symbol table to correlate the symbols you choose with absolute values (see Table B-1). You define the symbols in the symbol table (see /231/ User Manual).

Table B-1 Elements of Symbolic Programming for Conveyor Belt System

| System Component | Absolute <br> Address | Symbol | Symbol Table |  |
| :--- | :---: | :--- | :--- | :--- |
| Push Button Start Switch | I 1.1 | S1 | I 1.1 | S1 |
| Push Button Stop Switch | I 1.2 | S2 | I 1.2 | S2 |
| Push Button Start Switch | I 1.3 | S3 | I 1.3 | S3 |
| Push Button Stop Switch | I 1.4 | S4 | I 1.4 | S4 |
| Sensor | I 1.5 | S5 | I 1.5 | S5 |
| Motor | Q 4.0 | MOTOR_ON | Q 4.0 | MOTOR_ON |

Figure B-1 Conveyor Belt System

## Absolute <br> Programming

You can write a program to control the conveyor belt shown in Figure B-1 using absolute values that represent the different components of the conveyor system (see Table B-2). Figure B-2 shows a ladder logic program to control the conveyor belt.

Table B-2 Elements of Absolute Programming for Conveyor Belt System

| System Component | Absolute Address |
| :--- | :---: |
| Push Button Start Switch | I 1.1 |
| Push Button Stop Switch | I 1.2 |
| Push Button Start Switch | I 1.3 |
| Push Button Stop Switch | I 1.4 |
| Sensor | I 1.5 |
| Motor | Q 4.0 |



Network 2: Pressing either stop switch or opening the normally closed contact at the end of the belt turns the motor off.


Figure B-2 Ladder Logic for Controlling a Conveyor Belt

## Detecting the Direction of a Conveyor Belt

## Symbolic Programming

Figure B-3 shows a conveyor belt that is equipped with two photoelectric barriers (PEB1 and PEB2) that are designed to detect the direction in which a package is moving on the belt. Each photoelectric light barrier functions like a normally open contact (see Section 8.2).

You can write a program to activate a direction display for the conveyor belt system shown in Figure B-3 using symbols that represent the various components of the conveyor system, including the photoelectric barriers that detect direction. If you choose this method, you need to make a symbol table to correlate the symbols you choose with absolute values (see Table B-3). You define the symbols in the symbol table (see the User Manual /231/).

Table B-3 Elements of Symbolic Programming for Detecting Direction

| System Component | Absolute <br> Address | Symbol | Symbol Table |  |
| :--- | :---: | :--- | :--- | :--- |
| Photo electric barrier 1 | I 0.0 | PEB1 | I 0.0 | PEB1 |
| Photo electric barrier 2 | I 0.1 | PEB2 | I 0.1 | PEB2 |
| Display for movement to right | Q 4.0 | RIGHT | Q 4.0 | RIGHT |
| Display for movement to left | Q 4.1 | LEFT | Q 4.1 | LEFT |
| Pulse memory bit 1 | M 0.0 | PMB1 | M 0.0 | PMB1 |
| Pulse memory bit 2 | M 0.1 | PMB2 | M 0.1 | PMB2 |

You can write a program to activate the direction display for the conveyor belt shown in Figure B-3 using absolute values that represent the photoelectric barriers that detect direction (see Table B-4). Figure B-4 shows a ladder logic program to control the direction display for the conveyor belt.

## Absolute Programming



Figure B-3 Conveyor Belt System with Photoelectric Light Barriers for Detecting Direction

Table B-4 Elements of Absolute Programming for Detecting Direction

| System Component | Absolute Address |
| :--- | :---: |
| Photo electric barrier 1 | I 0.0 |
| Photo electric barrier 2 | I 0.1 |
| Display for movement to right | Q 4.0 |
| Display for movement to left | Q 4.1 |
| Pulse memory bit 1 | M 0.0 |
| Pulse memory bit 2 | M 0.1 |

Network 1: If there is a transition in signal state from 0 to 1 (positive edge) at input I 0.0 and, at the same time, the signal state at input I 0.1 is 0 , then the package on the belt is moving to the left.


Network 2: If there is a transition in signal state from 0 to 1 (positive edge) at input I 0.1 and, at the same time, the signal state at input I 0.0 is 0 , then the package on the belt is moving to the right. If one of the photoelectric light barriers is broken, this means that there is a package between the barriers.


Network 3: If neither photoelectric barrier is broken, then there is no package between the barriers. The direction pointer shuts off.


Figure B-4 Ladder Logic for Detecting the Direction of a Conveyor Belt

## B. 3 Timer Instructions

## Clock Pulse Generator

You can use a clock pulse generator or flasher relay when you need to produce a signal that repeats periodically. A clock pulse generator is common in a signalling system that controls the flashing of indicator lamps.

When you use the S7-300, you can implement the clock pulse generator function by using time-driven processing in special organization blocks. The example shown in the following ladder logic program, however, illustrates the use of timer functions to generate a clock pulse.

The sample program in Figure B-5 shows how to implement a freewheeling clock pulse generator by using a timer (pulse duty factor 1:1). The frequency is divided into the values listed in Table B-5.

Network 1: If the signal state of timer T 1 is 0 , load the time value 250 ms into T 1 and start T 1 as an extended-pulse timer.


Network 2: The state of the timer is saved temporarily in an auxiliary memory marker.


Network 3: If the signal state of timer T is " 1 ", jump to jump label N001.


Network 4: When the timer T1 expires, the memory word 100 is incremented by " 1 ".


Network 5: The MOVE instruction allows you to output the different clock frequencies at outputs Q12.0 through Q 13.7.


Figure B-5 Ladder Logic to Generate a Clock Pulse

A signal check of timer T 1 produces the result of logic operation (RLO, see Section 6.2) shown in Figure B-6.


Figure B-6 RLO for Negated T 1 Contact in the Clock Pulse Timer Example
As soon as the time runs out, the timer is restarted. Because of this, the signal check made by -|/|-T 1 produces a signal state of 1 only briefly.

Figure B-7 shows what the negated (inverted) RLO bit looks like.


Figure B-7 Negated RLO Bit of Timer T 1 in the Clock Pulse Timer Example
Every 250 ms the RLO bit is 0 . The jump is ignored and the contents of memory word MW100 is incremented by 1.

## Achieving a Specific Frequency

Table B-5 lists the frequencies that you can achieve from the individual bits of memory bytes MB101 and MB100. Network 5 in the ladder logic diagram shown in Figure B-5 illustrates how the MOVE instruction allows you to see the different clock frequencies on outputs Q12.0 through Q13.7.

Table B-5 Frequencies for Clock Pulse Timer Example

| Bits of <br> MB101/MB100 | Frequency in Hz | Duration |
| :---: | :--- | :--- |
| M 101.0 | 2.0 | $0.5 \mathrm{~s}(250 \mathrm{~ms}$ on/250 ms off $)$ |
| M 101.1 | 1.0 | $1 \mathrm{~s}(0.5 \mathrm{~s}$ on/0.5 s off $)$ |
| M 101.2 | 0.5 | $2 \mathrm{~s}(1 \mathrm{~s}$ on/1 s off |
| M 101.3 | 0.25 | $4 \mathrm{~s}(2 \mathrm{~s}$ on/2 s off $)$ |
| M 101.4 | 0.125 | $8 \mathrm{~s}(4 \mathrm{~s}$ on/4 s off $)$ |
| M 101.5 | 0.0625 | $16 \mathrm{~s}(8 \mathrm{~s}$ on/8 s off $)$ |
| M 101.6 | 0.03125 | $32 \mathrm{~s}(16 \mathrm{~s}$ on/16 s off $)$ |
| M 101.7 | 0.015625 | $64 \mathrm{~s}(32 \mathrm{~s}$ on/32 s off $)$ |
| M 100.0 | 0.0078125 | $128 \mathrm{~s}(64 \mathrm{~s}$ on/64 s off $)$ |
| M 100.1 | 0.0039062 | $256 \mathrm{~s}(128 \mathrm{~s}$ on/128 s off) |
| M 100.2 | 0.0019531 | $512 \mathrm{~s}(256 \mathrm{~s}$ on/256 s off $)$ |

Table B-5 Frequencies for Clock Pulse Timer Example

| Bits of <br> MB101/MB100 | Frequency in Hz | Duration |
| :---: | :---: | :---: |
| M 100.3 | 0.0009765 | $1024 \mathrm{~s}(512 \mathrm{~s} \mathrm{on} / 512 \mathrm{~s}$ off $)$ |
| M 100.4 | 0.0004882 | $2048 \mathrm{~s}(1024 \mathrm{~s}$ on/1024 s off) |
| M 100.5 | 0.0002441 | $4096 \mathrm{~s}(2048 \mathrm{~s}$ on/2048 s off) |
| M 100.6 | 0.000122 | $8192 \mathrm{~s}(4096 \mathrm{~s}$ on/4096 s off $)$ |
| M 100.7 | 0.000061 | $16384 \mathrm{~s}(8192 \mathrm{~s}$ on/8192 s off $)$ |

Table B-6 lists the signal states of the bits of memory byte MB101.
Figure B-8 shows the signal state of memory bit M101.1.

Table B-6 Signal States of the Bits of Memory Byte MB101

| Scan <br> Cycle | Signal State of Bits of Memory Byte MB101 |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |
|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Value <br> in ms |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 250 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 250 |
| 2 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 250 |
| 3 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 250 |
| 4 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 250 |
| 5 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 250 |
| 6 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 250 |
| 7 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 250 |
| 8 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 250 |
| 9 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 250 |
| 10 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 250 |
| 11 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 250 |
| 12 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 250 |



Figure B-8 Signal State of Bit 1 of MB101 (M 101.1)

## B. 4 Counter and Comparison Instructions

Storage Area with Counter and Comparator

Figure B-9 shows a system with two conveyor belts and a temporary storage area in between them. Conveyor belt 1 delivers packages to the storage area. A photoelectric barrier at the end of conveyor belt 1 near the storage area determines how many packages are delivered to the storage area. Conveyor belt 2 transports packages from the temporary storage area to a loading dock where trucks take the packages away for delivery to customers. A photoelectric barrier at the end of conveyor belt 2 near the storage area determines how many packages leave the storage area to go to the loading dock.

A display panel with five lamps indicates the fill level of the temporary storage area. Figure B-10 show the ladder logic program that activates the indicator lamps on the display panel.


Figure B-9 Storage Area with Counter and Comparator

Network 1: Counter C1 counts up at each signal change from " 0 " to " 1 " at input CU and counts down at each signal change from " 0 " to " 1 " at input CD. With a signal change from " 0 " to " 1 " at input S , the counter value is set to the value PV. A signal change from " 0 " to " 1 " at input R resets the counter value to " 0 ". MW200 contains the current counter value of C1. Q12.1 indicates "storage area not empty".


Network 2: Q12.0 indicates "storage area empty".


Network 3: If 50 is less than or equal to the counter value (in other words if the current counter value is greater than or equal to 50 ), the indicator lamp for "storage area $50 \%$ full" is lit.


Network 4: If the counter value is greater than or equal to 90 , the indicator lamp for "storage area $90 \%$ full" is lit.


Network 5: If the counter value is greater than or equal to 100, the indicator lamp for "storage area full" is lit. Use output Q4.4 to interlock conveyor belt 1 .


Figure B-10 Ladder Logic for Activating Indicator Lamps on a Display Panel

## B. 5 Integer Math Instructions

## Solving a Math Problem

The sample program in Figure B-11 shows you how to use three integer math instructions to produce the same result as the following equation:

$$
\text { MD4 }=\frac{(\mathrm{IW} 0+\mathrm{DBW} 3) \times 15}{\mathrm{MW} 0}
$$

## Network 1: Open Data Block DB1



Network 2: Input word IW0 is added to shared data word DBW3 (data block must be defined and opened) and the sum is loaded into memory word MW100. MW100 is then multiplied by 15 and the answer stored in memory word MW102. MW102 is divided by MW0 with the result stored in MW4. As long as all results are in the permissible range of each instruction, the ENO passes a signal state of 1 to the next box.


Figure B-11 Ladder Logic for Integer Math Instructions

## B. 6 Word Logic Instructions

Heating an Oven The operator of the oven shown in Figure B-12 starts the oven heating by pushing the start push button. The operator can set the length of time for heating by using the thumbwheel switches shown in the figure. The value that the operator sets indicates seconds in binary coded decimal (BCD) format. Table B-7 lists the components of the heating system and their corresponding absolute addresses used in the sample program shown in Figure B-13.

Table B-7 Heating System Components and Corresponding Absolute Addresses

| System Component | Absolute Address in STL Program |
| :--- | :--- |
| Start push button | I 0.7 |
| Thumbwheel for ones | I 1.0 to I 1.3 |
| Thumbwheel for tens | I 1.4 to I 1.7 |
| Thumbwheel for hundreds | I 0.0 to I 0.3 |
| Heating starts | Q 4.0 |



Figure B-12 Using the Inputs and Outputs for a Time-Limited Heating Process

Network 1: If the timer is running, then turn on the heater. If the timer is running, the Return instruction ends the processing here.


Network 2: If the timer is running, the Return instruction ends the processing here.


Network 3: Mask input bits I 0.4 through I 0.7 (that is, reset them to 0 ). These bits of the thumbwheel inputs are not used. The 16 bits of the thumbwheel inputs are combined with W\#16\#0FFF according to the (Word) And Word instruction. The result is loaded into memory word MW1. In order to set the time base of seconds, the preset value is combined with W\#16\#2000 according to the (Word) Or Word instruction, setting bit 13 to 1 and resetting bit 12 to 0 .


Network 4: Start timer T 1 as an extended pulse timer if the start push button is pressed, loading as a preset value memory word MW2 (derived from the logic above).
"Start"


MW2

Figure B-13 Ladder Logic for Heating an Oven

Chapter Overview

| Section | Description | Page |
| :--- | :--- | ---: |
| C. 1 | Number Notation | C-2 |

## C. 1 Number Notation

## General Information

Ladder logic instructions work with data objects of specific sizes (see Table C-2). For example, the Bit Logic instructions perform their operations on binary digits (bits); the Move instructions perform their operations on bytes, words, and double words.

Math instructions also perform their operations on bytes, words, and double words. In these byte, word, and double word addresses, you can code various number formats such as integer and real.

If you use symbolic addressing, you define symbols and indicate a data type for each of these symbols (see Table C-2). Different data types have different format options and number notation. The information in the following sections will help you understand formats and number notation.

This chapter of the manual describes only some of the possible number and constant notations.

Table C-1 Number and Constant Formats Not Covered in this Chapter

| Format | Size in Bits | Number Notation |
| :--- | :---: | :---: |
| Hexadecimal | 8,16, and 32 | B\#16\#, W\#16\#, and DW\#16\# |
| Binary | 8,16, and 32 | $2 \#$ |
| IEC date | 16 | D\# |
| IEC time | 32 | T\# |
| Time of day | 32 | TOD\# |
| Character | 8 | 'A' |

Bits, Bytes, Words, and Double Words

A bit is a binary digit ( 0 or 1 ), a byte is 8 bits, a word is 16 bits, and a double word is 32 bits.

## Data Types

Every input and output parameter of a LAD box can have one of the following types:

- Elementary types (see Table C-2)
- Structured types (Array, Struct, String, Date_and_Time)
- Timer, counter and block types
- Pointer und array

More detailed information on data structures and arrays which you can define yourself, and on data types with a different structure, such as STRING and DATE_AND_TIME, is available in the Programming Manual /120/ and User Manual /231/.

Table C-2 Constant Formats for Elementary Data Types

| Type and Description | $\begin{array}{\|l\|} \hline \begin{array}{l} \text { Size } \\ \text { in } \\ \text { Bits } \end{array} \end{array}$ | Format Options | Range and Number Notation (Lowest Value to Highest Value) | Example |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \begin{array}{l} \text { BOOL } \\ (\mathrm{Bit}) \end{array} \end{aligned}$ | 1 | Boolean text | TRUE/FALSE | TRUE |
| BYTE <br> (Byte) | 8 | Hexadecimal | B\#16\#0 to B\#16\#FF | B\#16\#10 byte\#16\#10 |
| WORD (Word) | 16 | Binary <br> Hexadecimal <br> BCD <br> Unsigned decimal | $\begin{aligned} & \hline 2 \# 0 \text { to } \\ & \text { 2\#1111_1111_1111_1111 } \\ & \text { W\#16\#0 to W\#16\#FFFF } \\ & \text { C\#0 to C\#999 } \\ & \text { B\#( } 0,0) \text { to B\#(255,255) } \end{aligned}$ | $\begin{array}{\|l} \hline \text { 2\#0001_0000_0000_0000 } \\ \text { W\#16\#1000 } \\ \text { word16\#1000 } \\ \text { C\#998 } \\ \text { B\#(10,20) } \\ \text { byte\#(10,20) } \end{array}$ |
| DWORD (Double word) | 32 | Binary <br> Hexadecimal <br> Unsigned decimal | 2\#0 to <br> 2\#1111_1111_1111_1111_ <br> 1111_1111_1111_1111 <br> DW\#16\#0000_0000 to DW\#16\#FFFF_FFFF <br> B\# $(0,0,0,0)$ to <br> B\#(255,255,255,255) | $\begin{aligned} & \text { 2\#1000_0001_0001_1000_ } \\ & \text { 1011_1011_0111_1111 } \\ & \text { DW\#16\#00A2_1234 } \\ & \text { dword\#16\#00A2_1234 } \\ & \text { B\#(1,14,100,120) } \\ & \text { byte\#(1,14,100,120) } \end{aligned}$ |
| INT <br> (Integer) | 16 | Signed decimal | -32768 to 32767 | 1 |
| DINT (Double integer) | 32 | Signed decimal | L\#-2147483648 to L\#2147483647 | L\#1 |
| REAL (Floating point) | 32 | IEEE <br> floating point | Upper limit: $\pm 3.402823 \mathrm{e}+38$ <br> Lower limit: $\pm 1.175495 \mathrm{e}-38$ (see also Table C-5) | $1.234567 \mathrm{e}+13$ |
| S5TIME <br> (SIMATIC <br> time) | 16 | S5 Time in $10-\mathrm{ms}$ units (as default value) | S5T\#0H_0M_0S_10MS to S5T\#2H_46M_30S_0MS and S5T\#0H_0M_OS_0MS | S5T\#0H_1M_0S_0MS <br> S5TIME\#0H_1M_0S_0MS |
| TIME (IEC time) | 32 | IEC time in 1-ms units, signed integer | T\#-24D_20H_31M_23S_648MS to T\#24D_20H_31M_23S_647MS | T\#0D_1H_1M_0S_0MS TIME\#0D_1H_1M_0S_0MS |
| DATE <br> (IEC date) | 16 | IEC date in 1-day units | $\begin{aligned} & \text { D\#1990-1-1 to } \\ & \text { D\#2168-12-31 } \end{aligned}$ | D\#1994-3-15 <br> DATE\#1994-3-15 |
| $\begin{array}{\|l} \hline \text { TIME_OF_ } \\ \text { DAY } \\ \text { (Time of } \\ \text { day) } \end{array}$ | 32 | Time of day in 1-ms units | $\begin{aligned} & \hline \text { TOD\#0:0:0.0 to } \\ & \text { TOD\#23:59:59.999 } \end{aligned}$ | TOD\#1:10:3.3 <br> TIME_OF_DAY\#1:10:3.3 |
| CHAR <br> (Character) | 8 | Character | ' A ', ' B ', and so on | 'E' |

Integers: 16 Bits
An integer is a whole number that has a sign to indicate whether it is positive or negative. In memory, a 16-bit integer takes up one word of space.
Table $\mathrm{C}-3$ shows the range of a 16 -bit integer. Figure $\mathrm{C}-1$ shows the integer +44 in binary format.

Table C-3 Integer Range

| Format | Range |
| :---: | :---: |
| 16-bit integer | $-32,768$ to $+32,767$ |



Figure C-1 A 16-Bit Integer in Binary Format: +44

Double Integers: 32 Bits

An integer is a whole number that has a sign to indicate whether it is positive or negative. In memory, a 32-bit integer (double integer) takes up two words of space. Table C-4 shows the range of a double integer. Figure C-2 shows the integer - 500,000 in binary format. In binary format, the negative form of an integer is represented as the twos complement of the positive form of that integer. You obtain the twos complement of an integer by inverting the signal states of all bits and then adding +1 to the result.

Table C-4 Double Integer Range

| Format | Range |
| :---: | :---: |
| 32-bit integer | $-2,147,483,648$ to $+2,147,483,647$ |



Figure C-2 A 32-Bit Integer in Binary Format: -500,000

Real Numbers A real number (also called floating-point number) is a positive or negative number that includes a decimal value, for example, 0.339 or -11.1 . You can also include an exponent with a real number to indicate the integer power of 10 by which the real number is multiplied to obtain the value you want to represent. For example, you can represent $1,234,000$ as 1.234 E 6 or 1.234 e 6 (that is, $1.234 * 10^{6}$ ). Table C-5 shows the range of a real number.

In memory, a real number takes up two words of space ( 32 bits, see
Figure C-3). The most significant bit indicates the sign of the number (bit 31, where 0 indicates plus, 1 indicates minus). The other bits represent the exponent and the mantissa.

Table C-5 Real Number Ranges

| Format | Range $^{\mathbf{1}}$ |
| :---: | :---: |
| Real numbers | $-3.402823 \mathrm{E}+38$ to $-1.175495 \mathrm{E}-38$ |
|  |  |
|  | $+1.175495 \mathrm{E}-38$ to $+3.402823 \mathrm{E}+38$ |

1 If the result of a floating-point operation falls into the ranges of $-1.175495 \mathrm{E}-38$ to $-1.401298 \mathrm{E}-45$ or $+1.401298 \mathrm{E}-45$ to $+1.175495 \mathrm{E}-38$, then an underflow is generated (see Table 12-6). This is the range of denormalized numbers.

## Format for Real Numbers

Real numbers (also called floating-point numbers) in ladder logic conform to the basic format, single width, described in ANSI/IEEE Std 754-1985, IEEE Standard for Binary Floating-Point Arithmetic. In this format, you can represent only those values that are specified by the following three integer parameters:

- $\mathrm{p}=$ the number of significant bits (precision)
- $\mathrm{E}_{\max }=$ the maximum exponent
- $\mathrm{E}_{\min }=$ the minimum exponent

Table C-6 shows the format parameters.

Table C-6 Format Parameters for Real Numbers

| Parameter Name | Parameter Value |
| :--- | :---: |
| p | 24 |
| Emax | +127 |
| Emin | -126 |
| Exponent bias | +127 |
| Exponent width in bits | 8 |
| Format width in bits | 32 |

The format includes the following entities:

- Numbers of the form $(-1)^{s} 2^{E}\left(b_{0} \cdot b_{1} b_{2} \ldots b_{p-1}\right)$, where
- $\mathrm{s}=0$ or 1
- $E=$ any integer between $E_{\text {min }}$ and $E_{\text {max }}$, inclusive
- $b_{i}=0$ or 1
- Two infinities, $+\infty$ and $-\infty$
- At least one signaling NaN ( NaN means "not a floating-point number")
- At least one quiet NaN ( NaN means "not a floating-point number")


## Component Fields of a Real Number

Real numbers (also called floating-point numbers) of the basic format, single width, are composed of the following fields (see Figure C-3):

- A one-bit sign: s
- A biased exponent: $\mathrm{e}=\mathrm{E}+$ bias
- A fraction: $\mathrm{f}=. \mathrm{b}_{1} \mathrm{~b}_{2} \ldots \mathrm{~b}_{\mathrm{p}-1}$

The range of the unbiased exponent $E$ is every integer between $E_{\text {min }}$ and $\mathrm{E}_{\text {max }}$ (that is, -126 to +127 ), inclusive, and two other reserved values $\mathrm{E}_{\min }-1$ to encode $\pm 0$ and denormalized numbers, and $\mathrm{E}_{\text {max }}+1$ to encode $\pm \infty$ and NaNs.

Figure C-3 shows the three fields (s, e, and f) of a 32-bit floating-point number. In the figure, a 32-bit floating-point number X has a value v that you derive from the fields in the following manner:

- If $\mathrm{e}=255$ and if $\mathrm{f} \neq 0$, then v is NaN regardless of s .
- If $\mathrm{e}=255$ and if $\mathrm{f}=0$, then $\mathrm{v}=(-1)^{\mathrm{s}} \infty$.
- If $0<\mathrm{e}<255$, then $\mathrm{v}=(-1)^{\mathrm{s}} 2^{\mathrm{e}-127}(1 . f)$.
(In this case, you are dealing with a normalized number.)
- If $\mathrm{e}=0$ and $\mathrm{f} \neq 0$, then $\mathrm{v}=(-1)^{\mathrm{s}} 2^{\mathrm{e}-126}(0$. f$)$.
(In this case, you are dealing with a denormalized number.)
- If $\mathrm{e}=0$ and $\mathrm{f}=0$, then $\mathrm{v}=(-1)^{\mathrm{s}} 0$ (zero).


Figure C-3 Format of a Real Number

## Examples of Real Number Format

Figure C-4 shows the real number format for the following decimal values:

- 10.0
- $\pi$ (3.141593)
- Square root of $2(\sqrt{ } 2=1.414214)$

The hexadecimal value for the real number is shown in the row above the bit numbers.


## Decimal value 3.141593



## Decimal value 1.414214



Figure C-4 Example of a Floating-Point Number Format for Decimal Value 10.0

## Binary Coded Decimal Numbers

The binary coded decimal (BCD) format represents a decimal number by using groups of binary digits (bits). One group of 4 bits represents one digit of a signed decimal number or the sign of the decimal number. The groups of 4 bits are combined to form a word ( 16 bits) or double word ( 32 bits). The four most significant bits indicate the sign of the number (1111 indicates minus and 0000 indicates plus). Commands with BCD-coded addresses only evaluate the highest-value bit ( 15 in word, 31 in double word format). Table C-7 shows the format and range for the two types of BCD numbers. Figure C-5 and Figure C-6 provide an example of a binary coded decimal number in word format and double word format, respectively.

Table C-7 Binary Coded Decimal Numbers with 16 and 32 Bits

| Format | Range |
| :--- | :---: |
| Word (16 bits, three-digit BCD number <br> with sign) | -999 to +999 |
| Double word (32 bits, seven-digit BCD <br> number with sign) | $-9,999,999$ to $+9,999,999$ |



Figure C-5 Binary Coded Decimal Number in Word Format


Figure C-6 Binary Coded Decimal Number in Double Word Format

## Entering Duration of Time

When you enter time duration using the S5TIME data type, your entries are stored in binary coded decimal format (BCD, see Figure C-7 and Table C-8).

When working with S5TIME, you enter a time value in the range of 0 to 999 and you indicate a time base (see Table C-8). The time base indicates the interval at which a timer decrements the time value by one unit until it reaches 0 .


Figure C-7 Contents of Timer Address: Timer Value 127, Time Base 1 Second

Table C-8 Time Base for S5TIME

| Time Base | Binary Code for the Time Base |
| :---: | :---: |
| 10 ms | 00 |
| 100 ms | 01 |
| 1 s | 10 |
| 10 s | 11 |

You can pre-load a time value using either of the following syntax formats:

- W\#16\#wxyz
- Where $\mathrm{w}=$ the time base (that is, the time interval or resolution)
- Where $\mathrm{xyz}=$ the time value in binary coded decimal format
- S5T\# aH_bbM_ccS_ddMS
- Where $\mathrm{a}=$ hours, $\mathrm{bb}=$ minutes, $\mathrm{cc}=$ seconds, and $\mathrm{dd}=$ milliseconds
- The time base is selected automatically and the value is rounded to the next lower number with that time base.

The maximum time value that you can enter is 9,990 seconds, or $2 \mathrm{H} \_46 \mathrm{M} \_30 \mathrm{~S}$.

## Entering Date and Time

When you enter date and time using the DATE_AND_TIME data type, your entries are stored in binary coded decimal format (see Table C-9). The DATE_AND_TIME data type has the following range:

DT\#1990-1-1-0:0:0.0 to DT\#2089-12-31-23:59:59.999

The following examples show the syntax for the date and time for Thursday, December 25, 1993, at 8:01 and 1.23 seconds in the morning. The following two formats are possible:

- DATE_AND_TIME\#1993-12-25-8:01:1.23
- DT\#1993-12-25-8:01:1.23

The following special IEC (International Electrotechnical Commission) standard functions are available for working with the DATE_AND_TIME data type (for more information, see the Programming Manual /234/:

- Convert date and time of day to the DATE_AND_TIME (DT) format
FC3: D_TOD_DT
- Extract the date from the DATE_AND_TIME format

FC6: DT_DATE

- Extract the day of the week from the DATE_AND_TIME format FC7: DT_DAY
- Extract the time of day from the DATE_AND_TIME format
FC8: DT_TOD

Table C-9 shows the contents of the bytes that contain the date and time information for Thursday, December 25, 1993, at 8:01 and 1.23 seconds in the morning.

Table C-9 Contents of the Date and Time Bytes

| Byte | Contents | Example |
| :---: | :--- | :--- |
| 0 | Year | B\#16\#93 |
| 1 | Month | B\#16\#12 |
| 2 | Day | B\#16\#25 |
| 3 | Hour | B\#16\#08 |
| 4 | Minute | B\#16\#01 |
| 5 | Second | B\#16\#01 |
| 6 | Two most significant digits of MSEC | B\#16\#23 |
| 7 | Least significant digit of MSEC | B\#16\#6 |
| $(4 \mathrm{MSB})$ | Day of week <br> 7 <br> $(4 \mathrm{LSB})$ <br> $2=$ Sunday <br> 2 | Monday <br> $7=$ Saturday |

## References

| /30/ | Primer: S7-300 Programmable Controller, |
| :--- | :--- |
|  | Quick Start |
| /70/ | Manual: $S 7-300$ Programmable Controller, |
|  | Hardware and Installation |
| /71/ | Reference Manual: S7-300, M7-300 Programmable Controllers |
|  | Module Specifications |

/270/ Manual: S7-PDIAG for S7-300 and S7-400
"Configuring Process Diagnostics for LAD, STL, and FBD"
/271/ Manual: NETPRO,
"Configuring Networks"
/800/ DOCPRO
Creating Wiring Diagrams (CD only)
/801/ TeleService for S7, C7 and M7
Remote Maintenance for Automation Systems (CD only)
/802/ PLC Simulation for S7-300 and S7-400 (CD only)
/803/ Reference Manual: Standard Software for S7-300 and S7-400, STEP 7 Standard Functions, Part 2

## Glossary

## A

## Absolute Addressing

Accumulator

Actual Parameter Actual parameters replace the formal parameters when function blocks (FB) and functions ( FC ) are called.
Example: The formal parameter "Start" is replaced by the actual parameter "I 3.6".

Address

Address Identifier

Address Register

Absolute addressing specifies the location of the address which is currently being processed.

Accumulators are registers in the CPU which act as intermediate buffers for load, transfer, comparison, math, and conversion operations.

An address is part of a STEP 7 statement instruction which determines the medium the processor should use to do something. It can be addressed with either an absolute or a symbolic name.

An address identifier is the part of the address which contains various data. The data can include elements such as a value itself (data object) or the size of a value with which the instruction can, for example, perform a logic operation. In the instruction statement "L IB10" IB is the address identifier (" $I$ " indicates the memory input area and " $B$ " indicates a byte in that area).

The address register is part of the registers in the communication part of the CPU. They act as pointers for register indirect addressing (possible in STL).

Array An array is a complex data type which consists of data elements of the same type. These elements can be elementary or complex.

## B

Bit Result (BR)

C

Call Hierarchy All blocks must be called first before they can be processed. The sequence and nesting of these calls within an organized block is called the call hierarchy.

Chart Specific graphic source file created with the programming language CFC (Continuous Function Chart).

Condition Codes CC 1 and CC 0

Container

CPU
A CPU (central processing unit) is the central module in a programmable controller in which the user program is stored and processed. It consists of an operating system, processing unit, and communication interfaces.

Characteristics of the Ladder Logic representation type. Current paths contain contacts and coils. Complex elements (e.g. math functions) can also be inserted into current paths in the form of "boxes". Current paths are connected to power rails.

## D

Data Block (DB)

Data, Static

Data Type

Data Type, Complex

Data Type,
Elementary

Data blocks are areas in a user program which store user data. There are shared data blocks which can be accessed by all logic blocks and there are instance data blocks which are associated with a certain function block (FB) calls. In contrast to all other blocks, data blocks do not contain instructions.

Static data are local data of a function block which are stored in the instance data block and, therefore, remain intact until the function block is processed again.

A data type defines how the value of a variable or a constant should be used in the user program.
In SIMATIC STEP 7 two data types are available to the user (IEC 1131-3):

- Elementary data types
- Complex data types

Complex data types are created by the user with the data type declaration. They do not have their own name and cannot, therefore, be used again. They can either be arrays or structures. The data types STRING and DATE AND TIME are classed as complex data types.

Elementary data types are preset data types according to IEC 1131-3.
Examples:

- "BOOL" defines a binary variable ("Bit")
- Data type "INT" defines a 16-bit fixed-point variable.


## Declaration

## Direct Addressing

In direct addressing the address contains the memory location of a value which is to be used by the instruction.
Example:
The location Q4.0 defines bit 0 in byte 4 of the process-image output table.

## F

First Check Bit

Folder

Formal Parameter

Function (FC)

## Function Block (FB)

First check of the result of logic operation.

A folder on the user interface of the SIMATIC Manager that can be opened and that can contain other folders and objects.

A formal parameter is a stand-in for the actual parameter in logic blocks. In function blocks ( FBs ) and functions ( FCs ) the formal parameters are declared by the user, in system function blocks (SFBs) and system functions (SFCs) they are already available. When a block is called, formal parameters are assigned actual parameters; the block works with the actual parameters. The formal parameters are classed as local data. They can be input, output, or in/out parameters.

According to the International Electrotechnical Commission's IEC 1131-3 standard, functions are logic blocks that do not reference an instance data block, meaning they do not have a 'memory'. A function allows you to pass parameters in the user program, which means they are suitable for programming frequently recurring, complex functions, such as calculations.

According to the International Electrotechnical Commission's IEC 1131-3 standard, function blocks are logic blocks that reference an instance data block, meaning they have static data. A function block allows you to pass parameters in the user program, which means they are suitable for programming frequently recurring, complex functions, such as closed-loop control and operating mode selection.

## Function Block <br> Diagram (FBD)

Function Block Diagram is one of the programming languages in STEP 7. FBD represents logic in the boxes familiar from Boolean algebra. In STEP 5, this language is known as Control System Flowchart (CSF).

I

## Immediate Addressing

In immediate addressing the address contains the value with which the instruction works.

Example: L. 27 means load constant 27 into accumulator.

| Input, Incremental | When a block is input incrementally, each line or element is checked <br> immediately for errors (for example syntax errors). If an error is detected, it <br> is marked and must be corrected before programming is completed. <br> Incremental input is possible in STL (Statement List), LAD (Ladder Logic), <br> and FBD (Function Block Diagram). |
| :--- | :--- |
| Instance | An "instance" is the call of a function block. If, for example, a function is <br> called five times in a STEP 7, then there are five instances. Each call is <br> assigned to an instance data block. |
| Instance Data | An instance data block stores the formal parameters and the static local data <br> of function blocks. An instance data block can be assigned to one or more <br> function blocks. |
| Instruction (DB) | An instruction is part of a statement; it specifies what the processor should <br> do. |

## K

Key Word
Key words are used when programming with source files to identify the start and end of a block and to select sections in the declaration section of blocks, the start of block comments and the start of titles.

L

Ladder Logic
(LAD)
Ladder Logic is a graphic programming language in STEP 5 and STEP 7. Its representation is standardized in compliance with DIN 19239 (international standard IEC 1131-1). Ladder Logic representation corresponds to the representation of relay ladder logic diagrams. In contrast to Statement List (STL), LAD has a restricted set of instructions. In STEP 5, this language is known as Ladder Diagram.

Logic Block
Logic blocks are the blocks within STEP 7 that contain the program for the control logic. In contrast, data blocks (DBs) only contain data. There are the following types of logic blocks: organization blocks (OBs), functions (FCs), function blocks (FBs), system functions (SFCs), and system function blocks (SFBs).

| Logic String | A logic string is that portion of a user program which begins with an $\overline{\mathrm{FC}}$ bit that has a signal state of 0 and which ends when an instruction or event reset the $\overline{\mathrm{FC}}$ bit to 0 . When the CPU executes the first instruction in a logic string, the $\overline{\mathrm{FC}}$ bit is set to 1 . Certain instructions such as output instructions (for example, Set, Reset, or Assign) reset the $\overline{\mathrm{FC}}$ bit to 0 . See First Check Bit above. |
| :---: | :---: |
| M |  |
| Master Control Relay | The Master Control Relay (MCR) is an American relay ladder logic master switch for energizing and de-energizing power flow (current path). A de-energized current path corresponds to an instruction sequence that writes zero value instead of the calculated value, or, to an instruction sequence that leaves the existing memory value unchanged. |
| Memory Area | A CPU in the SIMATIC Manager has three memory areas: <br> - Load memory <br> - Work memory <br> - System memory |
| Memory Indirect Addressing | A type of addressing in which the address of an instruction indicates the location of the value with which the instruction is to work. |
| Mnemonic Representation | Mnemonic representation is an abbreviated form for displaying the names of addresses and programming instructions in the program (for example, "I" stands for "input"). STEP 7 supports the international representation (based on the English language), and the SIMATIC representation (based on the German abbreviations of the instruction set and the SIMATIC addressing conventions). |

## N

Nesting Stack The nesting stack is a storage byte used by the nesting instructions A(, O(, $\mathrm{X}(, \mathrm{AN}(, \mathrm{ON}(, \mathrm{XN}($. A total of eight bit logic instructions can be stacked.

Network Networks subdivide LAD blocks into complete current paths.

## 0

OR Bit

## Overflow Bit

## P

## Pointer

Project

## R

Reference Data Reference data are used to check your CPU program and include cross reference lists, assignment list, user program structure, the list of unused addresses, and the list of addresses without symbols.

## Register Indirect <br> Addressing

The OR bit is needed if you perform a logical AND before OR operation. The OR bit shows these instructions that a previously executed AND function has supplied the value 1 , thus forestalling the result of the logical OR operation. Any other bit-processing command resets the OR bit.

The status bit OS stands for overflow. An overflow can occur, for example, after a math operation.

You can use a pointer to identify the address of a variable. A pointer contains an identifier instead of a value. If you allocate an actual parameter type, you provide the memory address. With STEP 7 you can either enter the pointer in pointer format or simply as an identifier (e.g. M 50.0). In the following example, the pointer format is shown with which data from M 50.0 is accessed:

P\#M50.0

A project is a container for all objects in an automation task, irrespective of the number of stations, modules, and how they are connected in networks.

A type of addressing in which the address of an instruction indicates indirectly via an address register and an offset the memory location of the value with which the instruction is to work.

## Result of Logic <br> Operation (RLO)

The result of logic operation (RLO) is the current signal state in the processor, which is used to process other binary signals. The execution of certain instructions depends entirely on their preceding RLO.

## S

S7 Program A container for user programs, source files, and charts for S7 programmable controllers. The S 7 program also includes the symbol table.

## Shared Data Block (DB)

A shared data block is a DB whose address is loaded in the DB address register when it is opened. It provides storage and data for all logic blocks ( $\mathrm{FC}, \mathrm{FB}$, or OB ) that are being executed.

In contrast, an instance DB is designed to be used as specific storage and data for the FB with which it has been associated.

The SIMATIC Manager is the graphical user interface for SIMATIC users under Windows 95.

A source file (text file) is part of a program created either with a graphic or a textual Editor and is compiled into an executable S7 user program or the machine code for M7.
An S7 source file is stored un the "Sources" folder in the S7 program.

A statement is the smallest independent part of a user program created in a textual language. The statement represents a command for the processor.

Statement List is a textual representation of the STEP 7 programming language, similar to machine code. STL is the assembler language of STEP 5 and STEP 7. If you program in STL, the individual statements represent the actual steps in which the CPU executes the program.

A station is a device which can be connected to one or more subnets, for example the programmable controller, programming device, operator station.

The status bit stores the value of a bit that is referenced. The status of a bit instruction that has read access to the memory ( $\mathrm{A}, \mathrm{AN}, \mathrm{O}, \mathrm{ON}, \mathrm{X}, \mathrm{XN}$ ) is always the same as the value of the bit that this instruction checks (the bit on which it performs its logic operation). The status of a bit instruction that has write access to the memory $(\mathrm{S}, \mathrm{R},=)$ is the same as the value of the bit to which the instruction writes or, if no writing takes place, the same as the value of the bit that the instruction references. The status bit has no significance for bit instructions that do not access the memory. Such instructions set the status bit to $1(\mathrm{STA}=1)$. The status bit is not checked by an instruction. It is interpreted during program test (program status) only.

Statement List (STL)

Station

Status Bit


#### Abstract

Status Word The status word is part of the register of the CPU. It contains status information and error information which is displayed when specific STEP 7 commands are executed. The status bits can be read and written on by the user, the error bits can only be read.


## STL Source File A source file programmed in Statement List.

## Stored Overflow Bit

The status bit OS stands for "stored overflow bit of the status word". An overflow can take place, for example, after a math operation.

## Symbolic Addressing <br> In symbolic addressing the address being processed is designated with a symbol (as opposed to an absolute address).

## System Function (SFC)

A system function is integrated in the CPU and can, if necessary, be called from the STEP 7 user program.

## System Function Block (SFB)

A system function block is a function block that is integrated in the S7 operating system that you can call from your program if necessary.

## Symbol

A symbol is a name which can be defined by the user subject to syntax guidelines. After it has been declared (for example, as a variable, data type, jump label, block etc) the symbol can be used for programming and for operator interface functions. Example: Address: I 5.0, data type: Bool, Symbol: momentary contact switch / emergency stop.

## Symbol Table

A table in which the symbols of addresses for shared data and blocks are allocated. Examples: Emergency Stop (symbol) -I 1.7 (address) or closed-loop control (symbol) - SFB24 (block).

## U

## User Data Types (UDTs)

User data types are special data structures which you can create yourself and use in the entire CPU program after they have been defined. They can be used like elementary or complex data types in the variable declaration of logic blocks (FCs, FBs, OBs) or as a template for creating data blocks with the same data structure.

| User Program | The user program contains all the statements and declarations and all the data for signal processing which can be used to control a device or a process. It is part of a programmable module (CPU, FM) and can be structured with smaller units (blocks). |
| :---: | :---: |
| User Program (SW Object) | A container for blocks loaded into a programmable S7 module (e.g. CPU, FM) where they are capable of running to control a unit or process. |
| User Program Structure | The user program structure describes the call hierarchy of the blocks within a CPU program and provides an overview of the blocks used and their dependency. |
| V |  |
| Variable Declaration | The variable declaration includes a symbolic name, a data type and, optionally, an initial value, an address, and a comment. |
| Variable Declaration Table | The variable declaration table is used for declaring the local data of a logic block, when programming takes place in the Incremental Editor. |
| Variable Table | The variable table is used for compiling all the variables that are to be observed and controlled along with their corresponding formats. |

## Index

## Symbols

(Word) And Double Word (WAND_DW) instruction, 15-4-15-5
(Word) And Word (WAND_W) instruction, 15-3-15-4
(Word) Exclusive Or Double Word (WXOR_DW) instruction, 15-8-15-9
(Word) Exclusive Or Word (WXOR_W) instruction, 15-7-15-8
(Word) Or Double Word (WOR_DW) instruction, 15-6-15-7
(Word) Or Word (WOR_W) instruction, 15-5-15-6
-( ). See Output Coil instruction
-(\#)—. See Midline Output instruction
-(CALL). See Call FC/SFC from Coil instruction
-(CD). See Down Counter Coil instruction
-(CU). See Up Counter Coil instruction
-(JMP). See Jump instruction
-(JMPN). See Jump-If-Not instruction
-(MCR<). See Master Control Relay On instruction
-(MCR>). See Master Control Relay Off instruction
-(N)-. See Negative RLO Edge Detection instruction
-(P)—. See Positive RLO Edge Detection instruction
-(R). See Reset Coil instruction
-(RET). See Return instruction
-(S). See Set Coil instruction
-(SAVE). See Save RLO to BR Memory instruction
-(SC). See Set Counter Value instruction
-(SD). See On-Delay Timer Coil instruction
-(SE). See Extended Pulse Timer Coil instruction
-(SF). See Off-Delay Timer Coil instruction
-(SP). See Pulse Timer Coil instruction
-(SS). See Retentive On-Delay Timer Coil instruction
-(ZR). See Down Counter Coil instruction, SIMATIC short name
-(ZV). See Up Counter Coil instruction, SIMATIC short name

- \|-. See Normally Open Contact (Address) instruction
$-\mid$ BIE |-. See Exception Bit BR Memory instruction, SIMATIC short name
-|BR|-. See Exception Bit BR Memory instruction
-|OV |-. See Exception Bit Overflow instruction
-|OVS|-. See Exception Bit Overflow Stored instruction
-| UO |-. See Exception Bit Unordered instruction
-|/|-. See Normally Closed Contact (Address) instruction
-|NOT|-. See Invert Power Flow instruction


## A

Absolute addressing, practical application, $\mathrm{B}-4$
Absolute value, floating-point number, 12-8
Accumulators
count value in, 10-2
time value in, 9-3
ACOS. See Arc cosine
Actual value
data view of, 4-6
reinitializing,4-7
Actual values
changing, 4-7
saving, 4-7
Add Double Integer (ADD_DI) math instruction, 11-3-11-4
Add Integer (ADD_I) math instruction, 11-2-11-3
Add Real (ADD_R) floating-point math instruction, 12-3-12-4
ADD_DI. See Add Double Integer math instruction

ADD_I. See Add Integer math instruction
ADD_R. See Add Real floating-point math instruction
Address, 3-7
description of, 7-4
entering in Ladder, 3-23
label for a jump instruction, 18-2
types, 7-4
Address Negative Edge Detection (NEG) instruction, 8-22-8-23
Address Positive Edge Detection (POS)
instruction, 8-21-8-22
Addressing
absolute, B-4
definition of, 7-2
symbolic, 3-24, B-3
Arc cosine (ACOS), 12-13-12-15
Arc sine (ASIN), 12-13-12-14
Arc tangent (ATAN), 12-13
Arrays, in the variable declaration table, 3-9
ASIN. See Arc sine
Assign a Value (MOVE) instruction, 14-2-14-3
Assignment
DBs to FBs, 4-4
DBs to UDTs, 4-4
ATAN. See Arc tangent

## B

BCD. See Binary coded decimal format
BCD to Double Integer (BCD_DI) conversion instruction, 14-7-14-8
BCD to Integer (BCD_I) conversion instruction, 14-4-14-5
BCD_DI. See BCD to Double Integer conversion instruction
BCD_I. See BCD to Integer conversion instruction
BCDF. See Errors, binary coded decimal conversion
Binary coded decimal (BCD) format, $\mathrm{C}-8$
Binary result (BR)
Exception Bit BR Memory - $\mid$ BR $\mid-$
instruction, 19-3
saving the RLO to the binary result bit, 8-8
Bit, as data type, C-2
Bit logic, practical applications, B-3-B-6

Bit logic instructions, 8-2-8-33
See also Status bit instructions
Address Negative Edge Detection, 8-22-8-23
Address Positive Edge Detection, 8-21-8-22
Down Counter Coil - (CD), 8-13
Extended Pulse Timer Coil-(SE), 8-15
Invert Power Flow - $\mid$ NOT $\mid-, 8-7$
Midline Output -(\#)—, 8-6-8-7
Negative RLO Edge Detection - (N)—, 8-20
Normally Closed Contact (Address) - $|/|-$, 8-4-3-5
Normally Open Contact (Address) - \| -8-3-8-4
Off-Delay Timer Coil - (SF), 8-18
On-Delay Timer Coil - (SD), 8-16
Output Coil - ( )—, 8-5-8-6
Positive RLO Edge Detection - $(\mathrm{P})-, 8-19$
practical applications, B-3-B-6
Pulse Timer Coil - (SP), 8-14-8-15
Reset Coil -(R), 8-10
Reset Set Flipflop, 8-24-8-25
Retentive On-Delay Timer Coil -(SS), 8-17
Save RLO to BR Memory, 8-8
Set Coil -(S), 8-9
Set Counter Value -(SC), 8-11
Set Reset Flipflop, 8-23-8-24
Up Counter Coil-(CU), 8-12
Block attributes, in the Incremental Editor, 5-3
Block properties, 3-2, 4-2
processing of, 5-2
Block protection, 5-3
Blocks
abandoning, 20-7
calling, 20-2-20-6
from libraries, 3-20
creating, 2-5
downloading, 2-6
entering in STL, 3-14
opening, 2-5
order of creating, 2-7
properties, 3-2, 4-2
saving, 2-6
Boolean (BOOL)
as data type, C-2
range, 7-3 C-3

Branch, creating, 3-21
Byte
as data type, $\mathrm{C}-2$
range, 7-3, C-3

## C

Call environment, 5-7
See also Trigger conditions
Call FC/SFC from Coil -(CALL) instruction, 20-2-20-3
Calling function blocks
effect of the call on the bits of the status word, 20-4
from a box, 20-4-20-6
supplying parameters, 20-6
Calling functions
effect of the call on the bits of the status word, 20-4
from a box, 20-4-20-6
supplying parameters, 20-6
with the Call FC/SFC from Coil instruction, 20-2-20-3
Calling system function blocks
effect of the call on the bits of the status word, 20-4
from a box, 20-4-20-6
supplying parameters, 20-6
Calling system functions
effect of the call on the bits of the status word, 20-4
supplying parameters, 20-6
with the Call FC/SFC from Coil instruction, 20-2-20-3
CEIL. See Ceiling conversion instruction
Ceiling (CEIL) conversion instruction,
14-17-14-18
Character (CHAR), range, 7-3, C-3
Checking the scan time, 5-9
CMP_D. See Compare Double Integer instruction
CMP_I. See Compare Integer instruction
CMP_R. See Compare Real instruction
Code section, 3-2
editable parts, 3-13
editing, 3-13
Ladder, 3-4
Color, of selections, 3-18
Column width, in the variable declaration table, 3-7

Comment
block comment, 3-28
in the declaration table, 3-7
network comment, 3-28
Compare Double Integer (CMP_D) instruction, 13-3-13-4
Compare Integer (CMP_I) instruction, 13-2-13-3
Compare Real (CMP_R) instruction, 13-5-13-6
Comparing the result of a math function to 0 , 19-4-19-5
Comparison instructions
Compare Double Integer, 13-3-13-4
Compare Integer, 13-2-13-3
Compare Real, 13-5-13-6
practical applications, B-11-B-12
Condition codes ( CC 1 and CC 0 )
as affected by floating-point math instructions, 12-7
as related to the Exception Bit Unordered instruction, 19-6-19-7
as related to the Result Bits instructions, 19-4-19-5
Conversion instructions
BCD to Double Integer (BCD_DI), 14-7-14-8
BCD to Integer (BCD_I), 14-4-14-5
Ceiling (CEIL), 14-17-14-18
Double Integer to BCD (DI_BCD), 14-8-14-9
Double Integer to Real (DI_REAL), 14-9-14-10
Floor (FLOOR), 14-18-14-19
Integer to BCD (I_BCD), 14-5-14-6
Integer to Double Integer (I_DINT), 14-6-14-7
Negate Real Number (NEG_R), 14-14-14-15
Ones Complement Double Integer (INV_DI), 14-11-14-12
Ones Complement Integer (INV_I), 14-10-14-11
Round to Double Integer (ROUND), 14-15-14-16
Truncate Double Integer Part (TRUNC), 14-16-14-17
Twos Complement Double Integer (NEG_DI), 14-13-14-14
Twos Complement Integer (NEG_I), 14-12-14-13

Count value
format, 10-2
range, 10-2
Counters
area in memory, 10-2
count value format, 10-2
range, 10-2
instructions used with counters Down Counter Coil - (CD), 8-13
practical applications, B-11-B-12
Set Counter Value - (SC), 8-11
Up Counter Coil-(CU), 8-12 Up-Down Counter (S_CUD), 10-3-10-4
number supported, 10-2
Counting
down, 8-13, 10-7-10-8
up, 8-12, 10-5-10-6
up and down, 10-3-10-4
CPU registers, accumulators
count value in accumulator 1, 10-2
time value in accumulator 1, 9-3
Create
data block, 4-4
user program, 3-2

## D

Data block (DB)
changing actual values, 4-7
instance, 20-6
methods of creating, 4-2
Data blocks, 2-3
data view of,4-6
declaration view, 4-5
with associated FB, 4-2
with associated UDT, 4-2
Data format. See Number notation
Data type, in the declaration table, 3-7
Data types, 7-3, C-2
Boolean (BOOL), 7-3, C-2, C-3
BYTE, 7-3, C-3
byte, C-2
character (CHAR), 7-3, C-3
date (D), 7-3 C-3
DATE AND TIME (DT), C-10
double integer (DINT), 7-3, C-3, C-4
double word (DWORD), 7-3, C-2, C-3
integer (INT), 7-3, C-3
REAL, 7-3, C-3
real (REAL), C-4-C-6

S5 TIME, 7-3, C-3, C-9
time (T), 7-3, C-3
time of day (TOD), 7-3, C-3
user defined, 2-4
WORD, 7-3, C-3
word, C-2
Data view, 4-6
Date and time (DT)
format, C-10
range, $\mathrm{C}-9$
Debugging, 3-23
Declaration table
for data blocks, 4-2
structure when creating a $\mathrm{DB}, 4-5$
syntax check, 4-5
Declaration type
changing, 3-8
meaning, 3-7
Declaration view, 4-5
DI_BCD. See Double Integer to BCD conversion instruction
DI_REAL. See Double Integer to Real conversion instruction
DIV_DI. See Divide Double Integer math instruction
DIV_I. See Divide Integer math instruction
DIV_R. See Divide Real floating-point math instruction
Divide Double Integer (DIV_DI) math instruction, 11-9-11-10
Divide Integer (DIV_I) math instruction, 11-8-11-9
Divide Real (DIV_R) floating-point math instruction, 12-6-12-7
Double integer (DINT), range, 7-3, C-3
Double Integer to BCD (DI_BCD) conversion instruction, 14-8-14-9
Double Integer to Real (DI_REAL) conversion instruction, 14-9-14-10
Double integers comparing two, 13-3-13-4
format, $\mathrm{C}-4$
range, C-4
Double word (DWORD) data type, C-2 range, $7-3$ C-3
Down Counter (S_CD) instruction, 10-7-10-8
Down Counter Coil - (CD) instruction, 8-13
Downloading blocks, 2-6

## E

Edge detection, 8-19-8-25
Edit, the variable declaration table, 4-5
Editing, variable declaration tables, 3-8
Editing during program execution, 2-7
Editor, settings for LAD, 3-3
Enable output (ENO). See Binary result
Enter Ladder logic elements, 3-19
Errors, binary coded decimal conversion (BCDF), 14-4, 14-7
Examples, practical applications of instructions, B-2-B-16
Exception Bit BR Memory - $\mid$ BR $\mid-$ instruction, 19-3
Exception Bit Overflow - $|\mathrm{OV}|-$ instruction, 19-7-19-8
Exception Bit Overflow Stored - $\mid$ OS $\mid-$ instruction, 19-9-19-10
Exception Bit Unordered - $\mid$ UO |- instruction, 19-6-19-7
as related to floating-point math, 19-6-19-7
Exponential value, floating-point number, 12-12
Extended Pulse S5 Timer (S_PEXT), 9-7-9-8
Extended Pulse Timer Coil -(SE) instruction, 8-15

## F

Flipflop, 8-23-8-26
Floating-point math
Arc cosine (ACOS), 12-13-12-15
Arc sine (ASIN), 12-13-12-14
Arc tangent (ATAN), 12-13
as related to the Exception Bit Unordered -UO - - instruction, 19-6-19-7
Floating-point math instructions, 12-2-12-11
Add Real (ADD_R), 12-3-12-4
Divide Real (DIV_R), 12-6-12-7
Multiply Real (MUL_R), 12-5-12-6
Subtract Real (SUB_R), 12-4-12-5
valid ranges of results, 12-7
Floating-point numbers, data type for. See Real number, data type
FLOOR. See Floor conversion instruction
Floor (FLOOR) conversion instruction, 14-18-14-19
Format
count value, 10-2
time value, 9-3

Function blocks (FBs), 2-2
calling FBs from a box, 20-4-20-6
supplying parameters,20-6
Functions (FCs), 2-2
calling FCs from a box, 20-4-20-6
calling FCs with the Call FC/SFC from Coil instruction, 20-2-20-3
supplying parameters, 20-6

## I

I_BCD. See Integer to BCD conversion instruction
I_DINT. See Integer to Double Integer conversion instruction
Identification of symbols, 3-24
Information overview, iv
Initial value, with data blocks, 4-6
Initial values, 3-7
Instance data block (DI), 20-6
Instance data blocks, 4-2
creating, 4-4
Instruction browser, 3-19
Instructions
See also Operations
alphabetical listing, A-2-A-16
international full names with international short names, A-2-A-4
international names with SIMATIC equivalents, $\mathrm{A}-5-\mathrm{A}-8$
international short names and SIMATIC short names, A-16
SIMATIC names with international equivalents, A-12-A-15
SIMATIC names with international short names, A-9-A-11
bit logic, 8-2-8-33
practical applications, B-3-B-6
comparison, practical applications, B-11-B-12
counter, practical applications, B-11-B-12
dependent on the Master control Relay
(MCR), 20-8
floating-point math, 12-2-12-11 valid ranges of results, 12-7
integer math practical applications, B-13-B-14 valid range for results, 11-11
practical applications, B-2-B-16
rotate, 16-10-16-13
shift, 16-2-16-13
shift and rotate, 16-2-16-18
status bit, 19-2-19-12
that evaluate the condition codes (CC1 and CC 0), 12-7
that evaluate the overflow bit (OV) of the status word, 12-7
that evaluate the stored overflow bit (OS) of the status word, 12-7
timer, practical applications, B-7-B-10
word logic, 15-2-15-14
practical applications, B-14-B-15
Integer (INT), range, 7-3, C-3
Integer math, valid range for results, 11-11
Integer math instructions
Add Double Integer (ADD_DI), 11-3-11-4
Add Integer (ADD_I), 11-2-11-3
Divide Double Integer (DIV_DI),

$$
11-9-11-10
$$

Divide Integer (DIV_I), 11-8-11-9
Multiply Double Integer (MUL_DI), 11-7-11-8
Multiply Integer (MUL_I), 11-6-11-7
practical applications, B-13-B-14
Return Fraction Double Integer (MOD_DI), 11-10-11-11
Subtract Double Integer (SUB_DI), 11-5-11-6
Subtract Integer (SUB_I), 11-4-11-5
Integer to BCD (I_BCD) conversion instruction, 14-5-14-6
Integer to Double Integer (I_DINT) conversion instruction, 14-6-14-7
Integers
comparing two, 13-2-13-3
format, C-3
International full names for instructions, alphabetical listing, with international short names, A-2-A-4
International names of instructions, alphabetical listing, with SIMATIC equivalents, A-5-A-8
INV_DI. See Ones Complement Double Integer conversion instruction
INV_I. See Ones Complement Integer
conversion instruction
Invert Power Flow - $\mid$ NOT $\mid$ - instruction, 8-7

## J

Jump -(JMP) instruction, 18-3-18-4
Jump-If-Not - (JMPN) instruction, 18-5

## K

Know-how-protection, 5-3

## L

Label, 18-6
as address of a jump (logic control) instruction, 18-2
LAD. See Ladder Logic
Ladder, rules, 3-15
Ladder Logic (LAD), definition of, 1-1
Ladder program
status, possible settings, 5-6
testing, 5-5
Libraries, 3-20
Loading a count value
format, 10-2
range, 7-3 C-3
Loading a time value format, 9-2
range, 7-3 C-3
Logarithm, natural, 12-11
Logic blocks
creating, 3-2
in the Incremental Editor, 3-2
structure, 3-2
Logic control instructions
Jump - (JMP), 18-3-18-4
Jump-If-Not -(JMPN), 18-5
label as address, 18-2

## M

Master Control Relay (MCR)
dependency on, 20-8
effect on Set Coil - (S) and Reset Coil -(R) instructions, 20-8
Master Control Relay (MCR) instructions, 20-8-20-16
Master Control Relay Off -(MCR>), 20-12-20-13
Master Control Relay On -(MCR<), 20-12-20-13
nesting operations, 20-13
Master Control Relay Off - (MCR>) instruction, 20-12-20-13
Master Control Relay On - (MCR<) instruction, 20-12-20-13
Memory areas, counter, 10-2
Method of creating a DB, selecting, 4-4

Midline Output - (\#)— instruction, 8-6-8-7
MOD_DI. See Return Fraction Double Integer math instruction
MOVE. See Assign a Value instruction
Move instructions, Assign a Value (MOVE), 14-2-14-3
MUL_DI. See Multiply Double Integer math instruction
MUL_I. See Multiply Integer math instruction
MUL_R. See Multiply Real floating-point math instruction
Multiple instances
calling, 3-10, 3-20
declaring, 3-10
rules for declaring, 3-10
Multiply Double Integer (MUL_DI) math instruction, 11-7-11-8
Multiply Integer (MUL_I) math instruction, 11-6-11-7
Multiply Real (MUL_R) floating-point math instruction, 12-5-12-6

## N

Natural logarithm, floating-point number, 12-11
NEG. See Address Negative Edge Detection instruction
NEG_DI. See Twos Complement Double Integer conversion instruction
NEG_I. See Twos Complement Integer conversion instruction
NEG_R. See Negate Real Number conversion instruction
Negate Real Number (NEG_R) conversion instruction, 14-14-14-15
Negative RLO Edge Detection - (N)instruction, 8-20
Nesting operations, Master Control Relay (MCR), 20-13
Network inserting, 3-18 selecting, 3-18
Normally Closed Contact (Address) - $|/|-$ instruction, 8-4-8-5
Normally Open Contact (Address) - $\mid-$ instruction, 8-3-8-4
Number format. See Number notation

Number notation, C-2-C-9
binary coded decimal (BCD), C-8
bit, C-2
byte, C-2
DATE AND TIME (DT), C-10
double integer, C-4
double word, $\mathrm{C}-2$
floating-point, C-4-C-6
integer, C-3
real, C-4-C-6
S5 TIME, C-9
word, C-2

## 0

Off-Delay S5 Timer (S_OFFDT), 9-13-9-14
Off-Delay Timer Coil - (SF) instruction, 8-18
On-Delay S5 Timer (S_ODT), 9-9-9-11
On-Delay Timer Coil -(SD) instruction, 8-16
Ones Complement Double Integer (INV_DI)
conversion instruction, 14-11-14-12
Ones Complement Integer (INV_I) conversion instruction, 14-10-14-11
Open, a block, 2-5
Operations. See Instructions
OR instruction, Ladder, 3-21
Order, blocks, 2-7
Organization blocks, 2-2
Output Coil - ( ) instruction, 8-5-8-6
Overflow (OV)
as affected by floating-point math instructions, 12-7
Exception Bit Overflow - $|\mathrm{OV}|-$ instruction, 19-7-19-8
Overwrite mode, 3-26
Overwriting
addresses/parameters, 3 3-26
junctions in Ladder, 3-27
Ladder elements, 3-26

## P

Parallel branch, 3-21
opening, 3-22
Parameter, entering in Ladder, 3-23

POS. See Address Positive Edge Detection instruction
Positive RLO Edge Detection - (P)instruction, 8-19
Power flow, inverting, 8-7
Program control instructions
Call FC/SFC from Coil -(CALL), 20-2-20-3
Master Control Relay Off -(MCR>), 20-12-20-13
Master Control Relay On - (MCR<), 20-12-20-13
Return -(RET), 20-7
Program status, 5-5
See also Test
selecting the call environment, 5-7
settings, 5-6
starting and stopping, 5-8
Programming, practical applications, B-2-B-16
Programming language, selection, 2-5
Pulse S5 Timer (S_PULSE), 9-5-9-6
Pulse Timer Coil - (SP) instruction, 8-14-8-15

## R

Real number
comparing two real numbers, 13-5-13-6
data type, 7-3, C-3
format, $\mathrm{C}-4-\mathrm{C}-6$
range, 7-3 , C-3
Reinitialize, an actual value, 4-7
Reinitializing, 4-7
Repetition factor, 3-9
Reset Coil - (R) instruction, 8-10
Reset Set Flipflop (RS) instruction, 8-24-8-25
Result Bit instructions, 19-4-19-5
Result of logic operation (RLO)
inverting, 8-7
negating, 8-7
Retentive On-Delay S5 Timer (S_ODTS), 9-11-9-12
Retentive On-Delay Timer Coil - (SS) instruction, 8-17
Return -(RET) instruction, 20-7
Return Fraction Double Integer (MOD_DI) math instruction, 11-10-11-11
ROL_DW. See Rotate Left Double Word instruction
ROR_DW. See Rotate Right Double Word instruction

Rotate instructions, 16-10-16-13
Rotate Left Double Word (ROL_DW), 16-10-16-11
Rotate Right Double Word (ROR_DW), 16-11-16-12
Rotate Left Double Word (ROL_DW) instruction, 16-10-16-11
Rotate Right Double Word (ROR_DW) instruction, 16-11-16-12
ROUND. See Round to Double Integer conversion instruction
Round to Double Integer (ROUND) conversion instruction, 14-15-14-16
RS. See Reset Set Flipflop instruction
Rules, Ladder, 3-15

## S

S_AVERZ. See Off-Delay S5 Timer instruction, SIMATIC short name
S_CD. See see Down Counter instruction
S_CU. See see Up Counter instruction
S_CUD. See Up-Down Counter instruction
S_EVERZ. See On-Delay S5 Timer instruction, SIMATIC short name
S_IMPULS. See Pulse S5 Timer instruction, SIMATIC short name
S_ODT. See On-Delay S5 Timer instruction
S_ODTS. See Retentive On-Delay S5 Timer instruction
S_OFFDT. See Off-Delay S5 Timer instruction
S_PEXT. See Extended Pulse S5 Timer instruction
S_PULSE. See Pulse S5 Timer instruction
S_SEVERZ. See Retentive On-Delay S5 Timer instruction, SIMATIC short name
S_VIMP. See Extended Pulse S5 Timer instruction, SIMATIC short name
S5 TIME
format, $\mathrm{C}-9$
range, $7-3 \mid \mathrm{C}-3$
time base, 9-2- $9-3, \mathrm{C}-9$
time value, $9-2$
Save RLO to BR Memory - (SAVE)
instruction, 8-8
Saving blocks, 2-6
Scan time, 5-9
Selecting
in networks, 3-18
Ladder instructions, 3-18

Set Coil -(S) instruction, 8-9
Set Counter Value - (SC) instruction, 8-11
Set Reset Flipflop (SR) instruction, 8-23-8-24
Setting
the Editor in LAD, 3-3
the Ladder program status, 5-6
Setting a counter value, 8-11
SFB, 2-4
SFC, 2-4
Shift and rotate instructions, 16-2-16-18
Shift instructions, 16-2-16-13
Shift Left Double Word (SHL_DW), 16-4-16-5
Shift Left Word (SHL_W), 16-2-16-3
Shift Right Double Integer (SHR_DI), 16-9-16-10
Shift Right Double Word (SHR_DW), 16-6-16-7
Shift Right Integer (SHR_I), 16-7-16-8
Shift Right Word (SHR_W), 16-5-16-6
Shift Left Double Word (SHL_DW) instruction, 16-4-16-5
Shift Left Word (SHL_W) instruction, 16-2-16-3
Shift Right Double Integer (SHR_DI) instruction, 16-9-16-10
Shift Right Double Word (SHR_DW) instruction, 16-6-16-7
Shift Right Integer (SHR_I) instruction, 16-7-16-8
Shift Right Word (SHR_W) instruction, 16-5-16-6
SHL_DW. See Shift Left Double Word instruction
SHL_W. See Shift Left Word instruction
SHR_DI. See Shift Right Double Integer instruction
SHR_DW. See Shift Right Double Word instruction
SHR_I. See Shift Right Integer instruction
SHR_W. See Shift Right Word instruction
SIMATIC Manager, 2-4
SIMATIC names of instructions, alphabetical listing
with international equivalents, $\mathrm{A}-12 \mathrm{~A}-15$
with international short names, A-9-A-11
Splitting junctions, Ladder, 3-27
Square, floating-point number, 12-9-12-10
Square root, floating-point number, 12-9-12-10
SR. See Set Reset Flipflop instruction
Standard block, 5-3

Status bit instructions, 19-2-19-12
Exception Bit BR Memory -| BR |-, 19-3
Exception Bit Overflow - $|\mathrm{OV}|-$, 19-7-19-8
Exception Bit Overflow Stored - $\mid$ OS $\mid-$, 19-9-19-10
Exception Bit Unordered - $\mid$ UO |-, 19-6-19-7
Result Bits, 19-4-19-5
Status word
binary result (BR) bit, 19-3
condition codes (CC 1 and CC 0 ) as related to the Exception Bit Unordered instruction, 19-6-19-7
condition codes (CC 1 and CC 0 ) as related to the Result Bits instructions, 19-4-19-5
effect of calling an FB, FC, SFB, or SFC on the bits of the status word, 20-4
invalid range for the result of integer math, 11-11
overflow bit, 19-7-19-8
status bit instructions, 19-2-19-12
stored overflow (OS) bit, 19-9-19-10
structure, 19-2
valid range for the result of integer math, 11-11
STL
Incremental Editor, 2-4
starting the Editor, 2-4
Stored overflow (OS)
as affected by floating-point math instructions, 12-7
Exception Bit Overflow Stored - $\mid$ OS |instruction, 19-9-19-10
Structures, in the variable declaration table, 3-8
SUB_DI. See Subtract Double Integer math instruction
SUB_I. See Subtract Integer math instruction
SUB_R. See Subtract Real floating-point math instruction
Subtract Double Integer (SUB_DI) math instruction, 11-5-11-6
Subtract Integer (SUB_I) math instruction, 11-4-11-5
Subtract Real (SUB_R) floating-point math instruction, 12-4-12-5
Symbol information, 3-24
Symbol table, 3-24
Symbolic addressing, 3-24
practical example, B-3
Syntax check, 4-5

System function blocks. See SFB
System function blocks (SFBs)
calling SFBs from a box, 20-4-20-6
supplying parameters, 20-6
System functions. See SFC
System functions (SFCs)
calling SFCs from a box, 20-4-20-6
calling SFCs with the Call FC/SFC from
Coil instruction, 20-2-20-3
supplying parameters,20-6

## T

Test environment
laboratory, 5-8
process, 5-8
selecting, 5-8
Testing a Ladder program, 5-5
Time base, reading, 9-3
Time base for S5 TIME, 9-2-9-3, C-9
Time of day (TOD), range, 7-3, C-3
Time resolution. See Time base for S5 TIME
Time stamp conflict, 3-9
Time value
format in accumulator 11, 9-3
range, $9-2-9-3$
reading, 9-3
syntax, 9-2
Timers
components, 9-2-9-3
instructions used with timers
Extended Pulse S5 Timer (S_PEXT), 9-7-9-8
Extended Pulse Timer Coil - (SE), 8-15
Off-Delay S5 Timer (S_OFFDT), 9-13-9-14
Off-Delay Timer Coil - (SF), 8-18
On-Delay S5 Timer (S_ODT), 9-9-9-11
On-Delay Timer Coil - (SD), 8-16
practical applications, B-7-B-10
Pulse S5 Timer (S_PULSE), 9-5-9-6
Pulse Timer Coil -(SP), 8-14-8-15
Retentive On-Delay S5 Timer (S_ODTS), $9-11-9-12$
Retentive On-Delay Timer Coil -(SS), 8-17
location in memory, 9-2
number supported, 9-2
reading the time and the time base, 9-3
resolution. See Time base for S5 TIME
time base for S5 TIME, 9-2-9-3
time value, 9-2
range, $9-2-9-3$
syntax, 9-2
types, overview, 9-4
Title
block title, 3-28
network title, 3-28
Trigger conditions, 5-7
Trigonometrical functions, angles, 12-13
TRUNC. See Truncate Double Integer Part conversion instruction
Truncate Double Integer Part (TRUNC) conversion instruction, 14-16-14-17
Twos Complement Double Integer (NEG_DI) conversion instruction, 14-13-14-14
Twos Complement Integer (NEG_I) conversion instruction, 14-12-14-13

## U

UDT, 2-4
See also User defined data types
creating, 4-8
definition, 4-2
function, 4-8
Unlinked, 5-3
Up Counter (S_CU) instruction, 10-5-10-6
Up Counter Coil -(CU) instruction, 8-12
Up-Down Counter (S_CUD) instruction, 10-3-10-4
User data type, 4-8
definition, 4-2
User program
creating, 2-4
structure, 2-2
User-defined data types. See UDT
User-defined data types (UDT), 2-4

## V

Variable, 3-7
Variable declaration table, 3-2, 3-4, 3-6 editing, 3-8, 4-5
purpose, 3-6
structure, 3-6

## W

WAND_DW. See (Word) And Double Word instruction
WAND_W. See (Word) And Word instruction

WOR_DW. See (Word) Or Double Word instruction
WOR_W. See (Word) Or Word instruction
WORD, range, 7-3, C-3
Word, data type, C-2
Word logic instructions, 15-2-15-14
(Word) And Double Word (WAND_DW), 15-4-15-5
(Word) And Word (WAND_W), 15-3-15-4
(Word) Exclusive Or Double Word
(WXOR_DW), 15-8-15-9
(Word) Exclusive Or Word (WXOR_W), 15-7-15-8
(Word) Or Double Word (WOR_DW), 15-6-15-7
(Word) Or Word (WOR_W), 15-5-15-6
practical applications, B-14-B-15

WXOR_DW. See (Word) Exclusive Or Double Word instruction
WXOR_W. See (Word) Exclusive Or Word instruction

## Z

Z_RUECK. See Down Counter instruction, SIMATIC short name
Z_VORW. See Up Counter instruction, SIMATIC short name
ZAEHLER. See Up-Down Counter instruction, SIMATIC short name

Siemens AG
AUT E 146

Östliche Rheinbrückenstr. 50
D-76181 Karlsruhe
Federal Republic of Germany

From:
Your Name:
Your Title:
Company Name:
Street:
City, Zip Code

Country:
Phone:

Please check any industry that applies to you:
ㄱ Automotive
ㅁ Pharmaceutical
$\square$ Chemical
$\square$ Plastic

- Electrical Machinery
$\square$ Pulp and Paper
$\square$ Food
$\square$ Instrument and Control
ㄱ Textiles
$\square$ Transportation
ㄱ Nonelectrical Machinery
$\square$ Other
- Petrochemical
$\qquad$


## Remarks Form

Your comments and recommendations will help us to improve the quality and usefulness of our publications. Please take the first available opportunity to fill out this questionnaire and return it to Siemens.

Please give each of the following questions your own personal mark within the range from 1 (very good) to 5 (poor).

1. Do the contents meet your requirements?
2. Is the information you need easy to find?
3. Is the text easy to understand?
4. Does the level of technical detail meet your requirements?
5. Please rate the quality of the graphics/tables:

Additional comments:



[^0]:    1 Optional package for system software for S7-300/S7-400

